research-article

Reducing Jitter in Embedded Systems Employing a Time-Triggered Software Architecture and Dynamic Voltage Scaling

Authors:

Teera Phatrapornnant,

Michael J. PontAuthors Info & Claims

IEEE Transactions on Computers, Volume 55, Issue 2

Pages 113 - 124

https://doi.org/10.1109/TC.2006.29

Published: 01 February 2006 Publication History

Abstract

We have previously demonstrated that use of an appropriate Dynamic Voltage Scaling (DVS) algorithm can lead to a substantial reduction in CPU power consumption in systems employing a time-triggered cooperative (TTC) scheduler. In this paper, we consider the impact that the use of DVS has on the levels of both clock and task jitter in TTC applications. We go on to describe a modified DVS algorithm (TTC-jDVS) which can be used where low jitter is an important design consideration. We then demonstrate the effectiveness of the modified algorithm on a data set made up of artificial tasks and in a realistic case study.

References

[1]

Ashling Microsystems, “LPC2000 Evaluation and Development Kits Datasheet,”

[2]

D. Ayavoo, M.J. Pont, and S. Parker, “Using Simulation to Support the Design of Distributed Embedded Control Systems: A Case Study,” Proc. UK Embedded Forum 2004, pp. 54-65, 2004.

[3]

T.P. Baker and A. Shaw, “The Cyclic Executive Model and Ada,” Real-Time Systems, vol. 1, no. 1, pp. 7-25, 1989.

[4]

I.J. Bate, “Introduction to Scheduling and Timing Analysis,” The Use of Ada in Real-Time System, IEE Conf. Publication 00/034, 2000.

[5]

T.D. Burd, T.A. Pering, A.J. Stratakos, and R.W. Brodersen, “A Dynamic Voltage Scaled Microprocessor System,” IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1571-1579, 2000.

[6]

F. Cottet and L. David, “A Solution to the Time Jitter Removal in Deadline Based Scheduling of Real-Time Applications,” Proc. Fifth IEEE Real-Time Technology and Applications Symp., pp. 33-38, 1999.

[7]

K. Flautner, D. Flynn, and M. Rives, “A Combined Hardware-Software Approach for Low-Power SoCs: Applying Adaptive Voltage Scaling and Intelligent Energy Management Software,” Proc. System-on-Chip and ASIC Design Conf. (DesignCon 2003), 2003.

[8]

J.R. Hampton, The ECG Made Easy, fifth ed. Churchill Livingstone, 1998.

[9]

HandyWave, “HCS-100 HandyCore-Serial User's Manual Version 2.0,”

[10]

H.H. Hellmich, A.T. Erdogan, and T. Arslan, “Re-Usable Low Power DSP IP Embedded in an ARM Based SoC Architecture,” Proc. IEE Colloquium Intellectual Property, pp. 10/1-10/5, 2000.

[11]

National Instruments, “NI PCI-6035E datasheet,”

[12]

National Instruments, “LabView: User Manual,”

[13]

A.J. Jerri, “The Shannon Sampling Theorem: Its Various Extensions and Applications a Tutorial Review,” Proc. IEEE, vol. 65, pp. 1565-1596, 1997.

[14]

S.A. Key, M.J. Pont, and S. Edwards, “Implementing Low-Cost TTCS Systems Using Assembly Language,” Proc. Eighth European Conf. Pattern Languages of Programs (EuroPLoP 2003), pp. 667-690, 2003.

[15]

H. Kopetz, Real-Time Systems: Design Principles for Distributed Embedded Applications. Kluwer Academic, 1997.

Digital Library

[16]

Lattice Semiconductor Corp., “In-System Programmable Clock Generator,”

[17]

S. Lee and T. Sakurai, “Run-Time Voltage Hopping for Low-Power Real-Time Systems,” Proc. Design Automation Conf., pp. 806-809, 2000.

Digital Library

[18]

S. Lee, S. Yoo, and K. Choi, “An Intra-Task Dynamic Voltage Scaling Method for SoC Design with Hierarchical FSM and Synchronous Dataflow Model,” Proc. Int'l Symp. Low Power Electronics and Design (ISLPED 2002), pp. 84-87, 2002.

Digital Library

[19]

K.J. Lin and A. Herkert, “Jitter Control in Time-Triggered Systems,” Proc. 29th Hawaii Int'l Conf. System Sciences (HICSS '96), pp. 451-459, 1996.

Digital Library

[20]

C.D. Locke, “Software Architecture for Hard Real-Time Applications: Cyclic Executives vs. Fixed Priority Executives,” Real-Time Systems, vol. 4, pp. 37-52, 1992.

Digital Library

[21]

J.R. Lorch and A.J. Smith, “Improving Dynamic Voltage Scaling Algorithms with PACE,” Proc. SIGMETRICS, pp. 50-61, 2001.

Digital Library

[22]

P. Mart, J.M. Fuertes, R. Vill, and G. Fohler, “On Real-Time Control Tasks Schedulability,” Proc. European Control Conf. (ECC01), pp. 2227-2232, 2001.

[23]

P. Martí, J.M. Fuertes, K. Ramamritham, and G. Fohler, “Jitter Compensation for Real-Time Control Systems,” Proc. 22nd IEEE Real-Time Systems Symp. (RTSS '01), pp. 39-48, 2001.

Digital Library

[24]

N. Nissanke, Realtime Systems. Prentice-Hall, 1997.

Digital Library

[25]

T. Nolte, H. Hansson, and C. Norström, “Minimizing CAN Response-Time Jitter by Message Manipulation,” Proc. IEEE Real Time Technology and Applications Symp. 2002, pp. 197-206, 2002.

Digital Library

[26]

T. Pering, T. Burd, and R. Brodersen, “The Simulation and Evaluation of Dynamic Voltage Scaling Algorithms,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 76-81, 1998.

Digital Library

[27]

T. Phatrapornnant and M.J. Pont, “The Application of Dynamic Voltage Scaling in Embedded Systems Employing a TTCS Software Architecture,” Proc. UK Embedded Forum 2004, pp. 127-143, 2004.

[28]

T. Phatrapornnant and M.J. Pont, “The Application of Dynamic Voltage Scaling in Embedded Systems Employing a TTCS Software Architecture: A Case Study,” Proc. IEE/ACM Postgraduate Seminar on System-On-Chip Design, Test, and Technology, pp. 3-8, 2004.

[29]

Philips Semiconductors, “LPC2104/2105/2106: Single-Chip 32-Bit Microcontrollers,”

[30]

P. Pillai and K.G. Shin, “Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems,” Proc. ACM Symp. Operating Systems Principles, pp. 89-102, 2001.

Digital Library

[31]

M.J. Pont, Patterns for Time-Triggered Embedded Systems: Building Reliable Applications with 8051 Family of Microcontrollers. Addison-Wesley, 2001.

Digital Library

[32]

M.J. Pont, Embedded C. Addison-Wesley, 2002.

Digital Library

[33]

M.J. Pont and M.P. Banner, “Designing Embedded Systems Using Patterns: A Case Study,” J. Systems and Software, vol. 74, no. 3, pp. 201-213, 2004.

Digital Library

[34]

J. Pouwelse, K. Langendoen, and H. Sips, “Energy Priority Scheduling for Variable Voltage Processors,” Proc. Int'l Symp. Low Power Electronics and Design, pp. 28-33, 2001.

Digital Library

[35]

M. Sanfridson, “Timing Problems in Distributed Real-Time Computer Control Systems,” Mechatronics Lab, Dept. of Machine Design, Royal Inst. of Technology, Stockholm, 2000.

[36]

M.T. Schmitz and B.M. Al-Hashimi, “Low Power Process Assignment for Distributed Embedded Systems Using Dynamic Voltage Scaling,” Proc. IEE Hardware-Software Co-Design, pp. 7/1-7/4, 2000.

[37]

A.C. Shaw, Real-Time Systems and Software. New York: John Wiley, 2001.

Digital Library

[38]

M. Torngren, “Fundamentals of Implementing Real-Time Control Applications in Distributed Computer Systems,” Real-Time Systems, vol. 14, pp. 219-250, 1998.

Digital Library

[39]

N.J. Ward, “The Static Analysis of a Safety-Critical Avionics Control System,” Air Transport Safety: Proc. Safety and Reliability Soc. Spring Conf., D.E. Corbyn and N.P. Bray, eds., 1991.

[40]

M. Weiser, B. Welch, A. Demers, and S. Shenker, “Scheduling for Reduced CPU Energy,” Proc. First Symp. Operating Systems Design and Implementation, 1994.

Digital Library

[41]

F. Zhang and S.T. Chanson, “Processor Voltage Scheduling for Real-Time Tasks with Non-Preemptible Sections,” Proc. IEEE Real-Time Systems Symp., pp. 235-245, 2003.

Digital Library

[42]

Y. Zhu and F. Mueller, “Feedback EDF Scheduling Exploiting Dynamic Voltage Scaling,” Proc. IEEE Real-Time and Embedded Technology and Applications Symp. 2004, pp. 84-93, 2004.

Digital Library

Cited By

Nguyen VHardy DPuaut I(2019)Cache-conscious off-line real-time scheduling for multi-core platforms: algorithms and implementationReal-Time Systems10.1007/s11241-019-09333-z55:4(810-849)Online publication date: 1-Oct-2019
https://dl.acm.org/doi/10.1007/s11241-019-09333-z
Lakhani FDas APont MAvgeriou PWeiss M(2010)Improving the reliability of embedded systems as complexity increasesProceedings of the 15th European Conference on Pattern Languages of Programs10.1145/2328909.2328937(1-17)Online publication date: 7-Jul-2010
https://dl.acm.org/doi/10.1145/2328909.2328937
Tavares EMaciel PDallegrave PSilva BFalcão TNogueira BCallou GCunha P(2010)Model-driven software synthesis for hard real-time applications with energy constraintsDesign Automation for Embedded Systems10.1007/s10617-011-9069-314:4(327-366)Online publication date: 1-Dec-2010
https://dl.acm.org/doi/10.1007/s10617-011-9069-3
Show More Cited By

Index Terms

Reducing Jitter in Embedded Systems Employing a Time-Triggered Software Architecture and Dynamic Voltage Scaling

Recommendations

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on ...
Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems
ICCAD '03: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Dynamic voltage scaling (DVS) is a powerful technique for reducingdynamic power consumption in a computing system. However, astechnology feature size continues to scale, leakage power is increasing and willlimit power savings obtained by DVS alone. ...
Voltage-Clock Scaling for Low Energy Consumption in Fixed-Priority Real-Time Systems

Power and energy constraints are becoming increasingly prevalent in real-time embedded systems. Voltage-scaling is a promising technique to reduce energy and power consumption: clock speed tends to decrease linearly with supply voltage while power ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers

IEEE Transactions on Computers Volume 55, Issue 2

February 2006

143 pages

ISSN:0018-9340

Issue’s Table of Contents

Copyright © 2006.

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 February 2006

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Nguyen VHardy DPuaut I(2019)Cache-conscious off-line real-time scheduling for multi-core platforms: algorithms and implementationReal-Time Systems10.1007/s11241-019-09333-z55:4(810-849)Online publication date: 1-Oct-2019
https://dl.acm.org/doi/10.1007/s11241-019-09333-z
Lakhani FDas APont MAvgeriou PWeiss M(2010)Improving the reliability of embedded systems as complexity increasesProceedings of the 15th European Conference on Pattern Languages of Programs10.1145/2328909.2328937(1-17)Online publication date: 7-Jul-2010
https://dl.acm.org/doi/10.1145/2328909.2328937
Tavares EMaciel PDallegrave PSilva BFalcão TNogueira BCallou GCunha P(2010)Model-driven software synthesis for hard real-time applications with energy constraintsDesign Automation for Embedded Systems10.1007/s10617-011-9069-314:4(327-366)Online publication date: 1-Dec-2010
https://dl.acm.org/doi/10.1007/s10617-011-9069-3
Pont MKurian SBautista-Quintero R(2009)Meeting real-time constraints using “sandwich delays”Transactions on Pattern Languages of Programming I10.5555/2172302.2172306(94-102)Online publication date: 1-Jan-2009
https://dl.acm.org/doi/10.5555/2172302.2172306
Tavares EMaciel PSilva BOliveira MPetraglia APedroni VCauwenberghs G(2007)A time petri net-based approach for hard real-time systems scheduling considering dynamic voltage scaling, overheads, precedence and exclusion relationsProceedings of the 20th annual conference on Integrated circuits and systems design10.1145/1284480.1284563(312-317)Online publication date: 3-Sep-2007
https://dl.acm.org/doi/10.1145/1284480.1284563
Vidler PPont M(2006)Computer assisted source-code parallelisationProceedings of the 2006 international conference on Computational Science and Its Applications - Volume Part V10.1007/11751649_3(22-31)Online publication date: 8-May-2006
https://dl.acm.org/doi/10.1007/11751649_3

View Options

View options

Media

Figures

Other

Tables

View Issue’s Table of Contents