Configurable network-on-chip router macrocells
Pages 141 - 150
Abstract
This paper presents a configurable architecture for Network-on-Chip (NoC) router macrocells, and a methodology to streamline their design and configuration. The methodology addresses the typical problems experienced by design and verification engineers when coding highly configurable intellectual property macrocells at Register Transfer Level (RTL) with hundreds of parameters and thousands of resulting configurations. A NoC infrastructure for a Multi Processor System-on-Chip (MPSoC) may require tens or hundreds of router macrocells. Therefore, managing the configuration design space is becoming a bottleneck for the design and verification of many-core processing systems. The proposed generation flow is illustrated on a real-world NoC router core. Its configurable architecture is compliant with several NoC topologies such as Ring, Octagon, Spidergon and 2D mesh typically used in many-core processing platforms. The generation flow allows for a reduction in the database code size, up to 70% in our experiments, and a contraction of three orders of magnitudes of the verification space vs. conventional design flows of RTL macrocells. The validity of the approach is also confirmed by synthesizing the generated router macrocells in nanoscale CMOS technology. The achieved performance compare well to the state-of-the-art in terms of low latency and low circuit complexity.
References
[1]
R. Ho, K. Mai, M. Horowitz, The future of wires, Proc. IEEE, 89 (2001) 490-504.
[2]
S. Saponara, Design of an NoC interface macrocell with hardware support of advanced networking functionalities, IEEE Trans. Comput., 63 (2014) 609-621.
[3]
M. Coppola, M.D. Grammatikakis, R. Locatelli, G. Maruccia, L. Pieralisi, Design of Cost-Efficient Interconnect Processing Units: Spidergon STNoC, CRC Press, 2008.
[4]
L. Bononi, Simulation and analysis of network on chip archi tectures: ring, spidergon and 2D mesh, in: DATE, IEEE, 2006, pp. 154-159.
[5]
S. Saponara, M. Martina, M. Casula, G. Masera, L. Fanucci, Motion estimation and CABAC VLSI coprocessors for real-time high-quality H.264/AVC video coding, Microprocess. Microsyst., 34 (2010) 316-328.
[6]
T. Bjerregaard, J. Sparso, A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip, in: DATE, IEEE, 2005, pp. 1226-1231.
[7]
K. Goossens, The aethereal network on chip after ten years: goals, evolution, lessons, and future, in: DAC, IEEE, 2010.
[8]
J.-J. Lecler, G. Baillieu, Application driven network-on-chip architecture exploration & refinement for a complex SoC, Des. Autom. Emb. Syst., 15 (2011) 133-158.
[9]
T. Pontius, Solving network challenges in advanced multicore SoCs, in: Multicore Developers Conference, 2014.
[10]
D. Wiklund, D. Liu, SoCBUS: switched network on chip for hard real time embedded systems, in: Proceedings International Parallel and Distributed Processing Symposium, 2003.
[11]
A. Pullini, NoC design and implementation in 65nm technology, in: NOCS, IEEE, 2007, pp. 273-282.
[12]
S. Stergiou, Xpipes lite: a synthesis oriented design library for networks on chips, in: DATE, 2, IEEE, 2005, pp. 1188-1193.
[13]
D. Bertozzi, Xpipes: a network-on-chip architecture for gigascale systems-on-chip, IEEE Circ. Syst. Mag., 4 (2004) 18-31.
[14]
T.D. Hamalainen, Gamification of System-on-Chip design, IEE Int. Symp. on SoC (2014) 1-8.
[15]
S. Murali, Mapping and configuration methods for multi-use-case networks on chips, in: ASPDAC, IEEE, 2006, pp. 146-151.
[16]
D. Bertozzi, NoC synthesis flow for customized domain specific multiprocessor systems-on-chip, IEEE Trans. Parallel Distrib. Syst., 16 (2005) 113-129.
[17]
SyedM.H.A. Jafri, Energy-aware fault-tolerant network-on-chips for addressing multiple traffic classes, Microprocess. Microsyst., 37 (2013) 811-822.
[18]
D. Rhamati, Power-efficient deterministic and adaptive routing in torus networks-on-chip, Microprocess. Microsyst., 36 (2012) 571-585.
[19]
A. Sangiovanni-Vincentelli, Metamodeling: an emerging representation paradigm for system-level design, IEEE Des. Test Comput., 26 (2009) 54-69.
[20]
R. Damasevicius, V. Stuikys, Application of UML for hardware design based on design process model, in: ASPDAC, IEEE, 2004, pp. 244-249.
[21]
S. Shukla, Metamodeling: what is it good for?, IEEE Des. Test Comput., 26 (2009).
[22]
J. Cadavid, An analysis of metamodeling practices for MOF and OCL, Comput. Lang. Syst. Struct., 41 (2015) 42-65.
[23]
IEC 62014-4, IEEE STD 1658 -2009. IEEE/IEC International Standard - IP-XACT, Standard Structure for Packaging, Integrating, and Reusing IP within Tool Flows. 2015, pp. 1-373, ISBN 978-2-8322-2265-2.
[24]
El Mrabiti, Design environment for the support of configurable network interfaces in NoC-based platforms, in: SAMOS, IEEE, 2010, pp. 63-70.
[25]
M. Coppola, S. Saponara, L. Fanucci et al., "Networks on-chip router", EP 2592800 A1
[26]
M. Coppola, S. Saponara, L. Fanucci et al., "Zero-cycle router for networks on-chip", US 20130136129 A1
[27]
M.A.AbdEl Ghany, M.A. El-Moursy, M. Ismail, High throughput architecture for high performance NoC, in:, Data Storage, 2010.
[28]
Jie Chen, Network-on-chip (NoC) topologies and performance: a review, in: IEEE NECEC (Newfoudland Electrical and Computer Engineering Conference), 2011, pp. 1-6.
[29]
W. Dally, B. Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann, 2003.
[30]
G. Reehal, Octagon architecture for low power and high performance NoC design, in: NAECON, IEEE, 2012, pp. 63-67.
[31]
F. Vitullo, "Low-complexity link microarchitecture for mesochronous communication in networks-on-chip, IEEE Trans. Comput., 57 (2008) 1196-1201.
[32]
B. Dupont de Dinechin, Guaranteed services of the NoC of a manycore processor, in: NoCArc, IEEE, 2014, pp. 11-16.
[33]
Z. Lu, Flow regulation for on-chip communication, in:, 2009, pp. 578-581.
[34]
M. Frigo, A fast fourier transform compiler, in: Proceedings ACM SIGPLAN Conference, 34, 1999, pp. 169-180.
[35]
G. Neumann, U. Zdun, XOTcl, an object-oriented scripting language, in: 7th USENIX Tcl/Tk Conference, 2000.
[36]
S. Saponara, Design and coverage-driven verification of a novel network-interface IP macrocell for network-on-chip interconnects, Microprocess. Microsyst., 35 (2011) 579-592.
[37]
J.-Y. Kim, A 118.4 GB/s multi-casting network-on-chip with hierarchical star-ring combined topology for real-time object recognition, IEEE J. Solid State Circuits, 42 (2010) 1399-1409.
[38]
G. Jiang, A low-latency and low-power hybrid scheme for on-chip networks, IEEE Trans. VLSI Syst., 23 (2015) 664-677.
[39]
L. Fanucci, A parametric VLSI architecture for video motion, Integr. VLSI J., 31 (2001) 79-100.
[40]
F. Dubois, Spidergon STNoC design flow, in: IEEE/ACM International Symposium on Networks on Chip (NOCS), 2011, pp. 267-268.
[41]
M. Coppola, "Spidergon STNoC. The technology that add values to your system", Hot Chips 22, available from http://www.hotchips.org/wp-content/uploads/hc_archives/hc22/HC22.24.545-1-Coppola-Spidergon.pdf (accessed March 2015)
[42]
M. Soulie, "Spidergon STNoC overview, and low-power specific features", available (access March 2015) from http://www.minatec-crossroads.com/sites/default/files/DTC-Minatec2010-M-Soulie_ST.pdf
[43]
R. Mullins, The design and implementation of a low latency on-chip network, in: ASPDAC, IEEE, 2006, pp. 164-169.
[44]
R. Mullins, Low-latency virtual-channel routers for on-chip networks, in: ISCA, IEEE, 2004, pp. 1-10.
[45]
N. Onizawa, High-throughput compact delay-insensitive asynchronous NoC router, IEEE Trans. Comput., 63 (2014) 637-649.
[46]
Y. Thonnart, P. Vivet, F. Clermidy, A fully-asynchronous low-power framework for GALS NoC integration, in: DATE, IEEE, 2010, pp. 33-38.
[47]
A. Monemi, Low latency network-on-chip router microarchitecture using request masking technique, Int. J. Reconfigr. Comput., 2015 (2015) 1-13.
[48]
H. Matsutani, Prediction router: a low-latency on-chip router architecture with multiple predictors, IEEE Trans. Comput., 60 (2011) 783-799.
[49]
J. Liu, Online traffic-aware fault detection for networks-on-chip, J. Parallel Distrib. Comput., 74 (2014) 1984-1993.
[50]
J. Liu, Fault-tolerant networks-on-chip routing with coarse and fine-grained look-ahead, IEEE Trans. on CAD, 35 (2016).
[51]
Y. Ben-Itzhak, Heterogenous NoC routrer architecture, IEEE Trans. Parallel Distrib. Syst., 26 (2015) 2479-2492.
[52]
C. Feng, Addressing transient and permanent faults in NoC with efficient fault-tolerant detection router, IEEE Trans. VLSI Syst., 21 (2013) 1053-1066.
[53]
Ling Xin, A low-latency NoC router with lookahead bypass, in: ISCAS, IEEE, 2010, pp. 3981-3984.
- Configurable network-on-chip router macrocells
Recommendations
A low-cost and latency bypass channel-based on-chip network
The number of cores on the chip increases rapidly; therefore, scalability is the most important design choice. Mesh-based Networks-on-Chip (NoC) are the most widely used topologies as a scalable alternative for traditional shared bus in many-core chips ...
Design and evaluation of Mesh-of-Tree based Network-on-Chip using virtual channel router
Network-on-Chip (NoC) has emerged as a new paradigm to integrate large number of cores on a single silicon die. This paper presents a detailed study of Mesh-of-Tree (MoT) topology and explores its promise in communication infrastructure design for 2-D ...
Increasing the throughput of an adaptive router in network-on-chip (NoC)
CODES+ISSS '06: Proceedings of the 4th international conference on Hardware/software codesign and system synthesisIn this paper, we propose a simple and efficient mechanism to increase the throughput of an adaptive router in Network-on-Chip (NoC). One of the most serious disadvantages of fully adaptive wormhole routers is its performance degradation due to the ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Elsevier B.V.
Publisher
Elsevier Science Publishers B. V.
Netherlands
Publication History
Published: 01 August 2016
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 05 Mar 2025