Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
Pages 1444 - 1455
Abstract
The current semiconductor technology allows integration of all components onto a single chip called system-on-chip (SoC), which scales down the size of product and improves the performance. When a system becomes more complicated, testing process, such as test scheduling, becomes more challenging. Recently, peak power has also been considered as constraints in the test scheduling problem. Besides these constraints, some add-on techniques including pre-emption and non-consecutive test bus assignment have been introduced. The main contribution of each technique is the reduction of idling time in the test scheduling and thus reducing the total test time. This paper proposes a power-aware test scheduling called enhanced rectangle packing (ERP). In this technique, we formulate the test scheduling problem as the rectangle packing with horizontally and vertically split-able items (rectangles) which are smaller to fill up more compactly the test scheduling floor plan. Experimental results conducted on ITC'02 SoC benchmark circuits revealed positive improvement of the power-aware ERP algorithm in reducing total SoC test time.
References
[1]
Semiconductor Industry Association, International Technology Roadmap for Semiconductors. <http://www.itrs.net/Links/2009ITRS/Home2009.htm> {last access on March 13, 2012}.
[2]
Chakrabarty, K., Test scheduling for core-based systems using mixed integer linear programming. IEEE T Comput Aid D. v19. 1163-1174.
[3]
Iyengar, V., Chakrabarty, K. and Marinissen, E.J., Test wrapper and test access mechanism co-optimization for system-on-chip. JETTA. v18. 213-230.
[4]
Iyengar V, Chakrabarty K, Marinissen EJ. On using rectangle packing for SoC wrapper/TAM co-optimization. In: Proc. VTS, 2002. p. 253-58.
[5]
IEEE P1500 Standard for Embedded Core Test. <http://grouper.ieee.org/groups/1500/> {last accessed on March 13, 2012}.
[6]
Marinissen, E., Kapur, R., Lousberg, M., McLaurin, T., Ricchetti, M. and Zorian, Y., On IEEE P1500's standard for embedded core test. JETTA. v18.
[7]
Zou W, Reddy SM, Pomeranz I, Huang Y. SOC test scheduling using simulated annealing. In: Proc. VTS, 2003. p. 325-30.
[8]
Islam MR, Karim MR, Mahmud AA, Islam MS, Babu HMH. Efficient wrapper/TAM co-optimization for SOC using rectangle packing. In: Proc. ISIC, 2004. p. 397-400.
[9]
Islam MR, Karim MR, Mahmud AA, Islam MS, Babu HMH. Wrapper/TAM co-optimization and test scheduling for SOCs using rectangle bin packing considering diagonal length of rectangles. In: Proc. ICCIT, 2004, p. 580-85.
[10]
Xu, Q., Nicolici, N. and Chakrabarty, K., Test wrapper design and optimization under power constraints for embedded cores with multiple clock domains. IEEE T Comput Aid D. v26. 1539-1547.
[11]
Sehgal, A., Bahukudumbi, S. and Chakrabarty, K., Power-aware SoC test planning for effective utilization of port scalable testers. TODAES. v13. 53-71.
[12]
Goel, S.K., Marinissen, E.J., Sehgal, A. and Chakrabarty, K., Testing of SoCs with hierarchical cores: common fallacies, test access optimization, and test scheduling. IEEE Trans Comput. v58. 409-423.
[13]
Larsson, E. and Peng, Z., An integrated framework for the design and optimization of SoC test solutions. JETTA. v18. 385-400.
[14]
Xia, Y., Chrzanowska-Jeske, M., Wang, B. and Jeske, M., Using a distributed rectangle bin-packing approach for core-based SoC test scheduling with power constraints. ICCAD. 100-105.
[15]
Im J, Chun S, Kim G, An J-H, Kang S. RAIN (random insertion) scheduling algorithm for SoC test. In: Proc¿ ATS 10, 2004, p. 242-47.
[16]
Ahn, J.-H. and Kang, S., SoC test scheduling algorithm using ACO-based rectangle packing. ICIC LNAI. v4114. 655-660.
[17]
Yu, Y., Peng, X.Y. and Peng, Y., A test scheduling algorithm based on two-stage GA. J Phys Conf Ser. v48. 658-662.
[18]
Zhan J, Li X, Guo B, Xiong G, Sang N. A test scheduling scheme for core-based SoCs using genetic algorithm. In: Proc. ICESS, 2008. p. 38-43.
[19]
Iyengar, V. and Chakrabarty, K., System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints. IEEE T Comput Aid D. v21. 1088-1094.
[20]
Huang, Y., Reddy, S.M., Cheng, W.-T., Reuter, P., Mukherjee, N. and Tsai, C.-C., Optimal core wrapper width selection and SOC test scheduling based on 3-D bin packing algorithm. ITC. 74-82.
[21]
Larsson, E. and Peng, Z., Power-aware test planning in the early system-on-chip design exploration process. IEEE Trans Comput. v55. 97-98.
[22]
Wuu J-Y, Chen T-C, Chang Y-W. SoC test scheduling using the B¿-tree based floorplanning technique. In: Proc. ASP-DAC 2, 2005. p. 1188-91.
[23]
Harmanani HM, Farah R. Integrating wrapper design, TAM assignment, and test scheduling for SOC test optimization. In: Proc. IEEE Northeast Workshop, 2008. p. 149-52.
[24]
Harmanani HM, Farah R. Integrated test scheduling, wrapper design, and TAM assignment for hierarchical SOC. In: Proc. MWSCAS, 2007. p. 1388-91.
[25]
Giri C, Tipparthi DKR, Chattopadhyay S. Genetic algorithm based approach for hierarchical SOC test scheduling. In: Proc. ICCTA, 2007. p. 141-45.
[26]
Yoneda T, Masuda K, Fujiwara H. Power-constrained test scheduling for multi-clock domain SoCs. In: Proc. DATE, 2006. p. 297-302.
[27]
Zhao D. Power-aware multi frequency heterogeneous SoC test framework design with floor-ceiling packing. In: Proc. ISCAS, 2007. p. 2942-45.
[28]
Epstein, L. and Stee, R.v., . 2007. Lecture notes in computer science, 2007.Springer.
[29]
<http://itc02socbenchm.pratt.duke.edu> {last accessed on March 13, 2012}.
- Power-aware system-on-chip test scheduling using enhanced rectangle packing algorithm
Recommendations
System-on-chip test scheduling with reconfigurable core wrappers
The problem with increasing test application time for testing core-based system-on-chip (SOC) designs is addressed with test architecture design and test scheduling. The scan-chains at each core are configured into a set of wrapper-chains, which by a ...
System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints
Test scheduling is an important problem in system-on-a-chip (SOC) test automation. Efficient test schedules minimize the overall system test application time, avoid test resource conflicts, and limit power dissipation during test mode. In this paper, we ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Elsevier Ltd © 2012.
Publisher
Pergamon Press, Inc.
United States
Publication History
Published: 01 November 2012
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 18 Nov 2024
Other Metrics
Citations
View Options
View options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in