Article

Test sequence compaction by reduced scan shift and retiming

Authors:

K. KinoshitaAuthors Info & Claims

ATS '95: Proceedings of the 4th Asian Test Symposium

Page 169

Published: 23 November 1995 Publication History

Abstract

This paper presents a method to compact test sequences for full scan designed circuits by using the reduced scan shift and the retiming. The reduced scan shift, which we previously proposed, can compact test sequences by omitting unnecessary scan shifts. In this work, retiming, which repositions flip-flops, is introduced to enhance the effect of the reduced scan shift. When the number of flip-flops is reduced by the retiming, the test length is also reduced. Furthermore, this paper shows that the test length can be reduced even when the number of flip-flops is not reduced by the retiming. Under applying the reduced scan shift, the change of the control requirement to flip-flops by the retiming causes the reduction of scan shifts. Test vectors for the retimed circuit can be obtained by modifying the test vectors for the original circuit. Then the computing time to newly generate test vectors can be saved. Finally experimental results are given to show the effectiveness of the proposed method.

References

[1]

V. D. Agrawal, K.-T. Cheng, D. D. Johnson and T. Lin, "Designing Circuits with Partial Scan," IEEE Design and Test of Comput., vol. 5, pp. 8-15, Apr. 1988.

[2]

K.-T. Cheng and V. D. Agrawal, "A Partial Scan Method for Sequential Circuits with Feedback," IEEE Trans. on Comput., vol. 39, pp. 544-548, Apr. 1990.

[3]

K. K. Kim and C. R. Kime, "Partial Scan by Use of Empirical Testability," Proc. Int'l Conf. on CAD, pp. 314-317, Nov. 1990.

[4]

M. Abramovici and J, J. Kulikowski, "The Best Flip-Flop to Scan," Proc. Int'l Test Conf., pp. 166-173, Oct. 1991.

[5]

V. Chickermane and J. H. Patel, "A Fault Oriented Partial Scan Design Approach," Proc. Int'l Conf. on CAD, pp. 400-403, Nov. 1991.

[6]

R. Gupta and M. A. Breuer, "Ordering Storage Elements in a Single Scan Chain," Proc. Int'l Conf. on CAD, pp. 408-411, Nov. 1991.

[7]

H. Higuchi, K. Hamaguchi and S. Yajima, "Compact Test Sequences for Scan-Based Sequential Circuits," IEICE Trans. on Fundamentals, vol. E76-A, pp. 1676-1683, Oct. 1993.

[8]

J.-S. Chang and C.-S. Lin, "A Test Clock Reduction Method for Scan-Designed Circuits," Proc. Int'l Test Conf, pp. 331-339, Oct. 1994.

[9]

S. P. Morley and R. A. Marlett, "Selectable Length Partial Scan: A Method to Reduce Vector Length" Proc. Int'l Test Conf., pp. 385-392, Oct. 1991.

[10]

P.-C. Chen, B.-D. Liu and J.-F. Wang, "Overall Consideration of Scan Design and Test Generation," Proc. Int'l Conf. on CAD, pp. 9-12, Nov. 1992.

[11]

S. Y. Lee and K. K. Saluja, "Sequential Test Generation with Reduced Test Clocks for Partial Scan Designs," Proc. IEEE VLSI Test Symp., pp. 220-225, May 1994.

[12]

Y. Higami, S. Kajihara and K. Kinoshita, "Reduced Scan Shift: A New Testing Method for Sequential Circuits," Proc. Int'l Test Conf., pp. 624-630, Oct. 1994.

[13]

S. Malik, E. M. Sentovich, R. K. Brayton and A. Sangiovanni-Vincentelli, "Retiming and Resynthesis: Optimizing Sequential Networks with Combinational Techniques", IEEE Trans. on Comput.-Aided Design, vol. 10, pp. 74-84, Jan. 1991.

[14]

S. Lejmi, B. Kaminska and E. Wagneur, "Resynthesis and Retiming of Synchronous Sequential Circuits", Proc. In'tl Symp. on Circuits and Systems, pp. 1674-1677, 1993.

[15]

De Micheli, "Synchronous Logic Synthesis: Algorithms for Cycle-Time Minimization", IEEE Trans. on Comput.-Aided Design, vol. 10, pp. 63-73, Jan. 1991.

[16]

S. Dey and S. T. Chakradhar, "Retiming Sequential Circuits to Enhance Testability", Proc. IEEE VLSI Test Symp., pp. 28-33, May 1994.

[17]

D. Kagaris and S. Tragoudas, "Partial Scan with Retiming", Proc. Design Automation Conf., pp. 249-254, June 1993.

[18]

J.-S. Chang and C.-S. Lin, "Test Compaction for Combinational Circuits," Proc. Asian Test Symp., pp. 20-25, Nov. 1992.

[19]

F. Brglez, D. Bryan and K. Kozminski, "Combinational Profiles of Sequential Benchmark circuits," Proc. Int'l Symp. on Circuits and Systems, pp. 1929-1934, May 1989.

[20]

S. Kajihara, I. Pomeranz, K. Kinoshita and S. M. Reddy. "Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits". Proc. Design Automation Conf., pp. 102-106, June 1993.

Cited By

Bayraktaroglu IOrailoglu ARabaey J(2001)Test volume and application time reduction through scan chain concealmentProceedings of the 38th annual Design Automation Conference10.1145/378239.378388(151-155)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378388

Index Terms

Test sequence compaction by reduced scan shift and retiming
1. Hardware
  1. Robustness
2. Mathematics of computing
  1. Mathematical software

Recommendations

Does retiming affect redundancy in sequential circuits?
VLSID '96: Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication

Retiming is used to optimize logic and improve the speed of operation in sequential circuits keeping the circuit behavior unchanged. In this paper, we show with various examples that retiming affects redundancy of faults. It may change an operationally ...
A genetic approach to test application time reduction for full scan and partial scan circuits
VLSID '95: Proceedings of the 8th International Conference on VLSI Design

Full scan and partial scan are effective design-for-testability techniques for achieving high fault coverage. However, test application time can be high if long scan chains are used. Reductions in test application time can be made if flip-flop values ...
Synthesis-for-scan and scan chain ordering
VTS '96: Proceedings of the 14th IEEE VLSI Test Symposium

Designing a testable circuit is often a two step process. First, the circuit is designed to conform to the functional specifications. Then, the testability aspects are added. By taking the test strategy into account during the synthesis of the circuit, ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

ATS '95: Proceedings of the 4th Asian Test Symposium

November 1995

ISBN:0818671297

Copyright © Copyright (c) 1995 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Publisher

IEEE Computer Society

United States

Publication History

Published: 23 November 1995

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 16 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Bayraktaroglu IOrailoglu ARabaey J(2001)Test volume and application time reduction through scan chain concealmentProceedings of the 38th annual Design Automation Conference10.1145/378239.378388(151-155)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378388

View Options

View options

Media

Figures

Other

Tables

View Table of Contents