Basic concepts for an HDL reverse engineering tool-set
Pages 134 - 141
Abstract
Designer's productivity has become the key-factor of the development of electronic systems. An increasing application of design data reuse is widely recognized as a promising technique to master future design complexities. Since the intellectual property of a design is more and more kept in software-like hardware description languages (HDL), successful reuse depends on the availability of suitable HDL reverse engineering tools. This paper introduces new concepts for an integrated HDL reverse engineering tool-set and presents an implemented evaluation prototype for VHDL designs. Starting from an arbitrary collection of HDL source code files, several graphical and textual views on the design description are automatically generated. The tool-set provides novel hypertext techniques, expressive graphical code representations, a user-defined level of abstraction, and interactive configuration mechanisms in order to facilitate the analysis, adoption and upgrade of existing HDL designs.
References
[1]
J. R. Armstrong. Chip-level Modeling with VHDL. Prentice-Hall, Englewood Cliffs, NJ, USA, 1989.
[2]
P. J. Ashenden. The VHDL Cookbook. University of Adelaide, Australia, 1990.
[3]
B. W. Boehm. Keynote speech. In ACM Computer Science Conference, Phoenix, AZ, USA, 1994.
[4]
N. Chapin. New Format for Flowcharts. Software - Practice and Ezperience, (4), Oct. 1974.
[5]
J. H. Cross. Reverse Engineering Control Structure Diagrams. In IEEE Working Conference on Reverse Engineering, Baltimore, MD, USA, 1993.
[6]
E. Girczyc and S. Carlson. Increasing Design Quality and Engineering Productivity through Design Reuse. In 30th ACM/IEEE Design Automation Conference, Dallas, TX, USA, 1993.
[7]
IEEE Std 1076-1993. Institute of Electrical and Electronics Engineers, Inc., New York, NY, USA, 1994.
[8]
R. G. Lanergan and C. A. Grasso. Software Engineering with Reusable Designs and Code. In IEEE Tutorial: Software Reusability. IEEE Computer Society Press, Washington, D.C., USA, 1987.
[9]
G. W. Ledenbach. Panel: A Common Standards Roadmap. In 33rd A CM/IEEE Design Automation Conference, Las Vegas, NV, USA, 1996.
[10]
G. Lehmann, B. Wunder, and K. D. Mfiller-Glaser. A VHDL Reuse Workbench. In EURO-VHDL, Geneva, Switzerland, 1996.
[11]
C. H. Lindsey. Structure Charts- A Structured Alternative to Flowcharts. A CM SIGPLAN Notices, (11), Nov. 1977.
[12]
J. Martin and C. McClure. Action Diagrams: Clearly Structured Program Design. Prentice-Hall, Englewood Cliffs, NJ, USA, 1985.
[13]
J. Martin and C. McClure. Diagramming Techniques for Analysts and Programmers. Prentice-Hall, Englewood Cliffs, NJ, USA, 1985.
[14]
F. Musa. VHDL and Verilog: Who Needs Them? In VHDL International Users' Forum, Newton, MA, USA, Oct. 1995.
[15]
I. Nassi and B. Shneiderman. Flowchart Techniques for Structured Programming. A CM SIGPLAN Notices, (8), Aug. 1973.
[16]
V. Preis, R. Henftling, S. M/irz-RSssel, and M. Schfitz. A Reuse Scenario for the VHDL-Based Hardware Design Flow. In EURO-VHDL, Brighton, UK, 1995.
[17]
L. L. Tripp. A Survey of Graphical Notations for Program Design- An Update. A CM SIGSOFT, 13(4), Oct. 1988.
Index Terms
- Basic concepts for an HDL reverse engineering tool-set
Recommendations
PACT HDL: a compiler targeting ASICS and FPGAS with power and performance optimizations
Power aware computingRecently, there has been a focus on high-level languages, C/C++ in particular, for hardware synthesis. At the same time, power dissipation is becoming an important metric in hardware design. This work presents PACT HDL, a C to HDL Compiler with ...
A Bitstream Reverse Engineering Tool for FPGA Hardware Trojan Detection
CCS '18: Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications SecuritySince FPGAs are field-programmable and reconfigurable integrated circuits, there are many security concerns that malicious functions like hardware Trojans can be infiltrated into circuits not only in development stages but also in deployment stages -- ...
PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizations
CASES '02: Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systemsChip fabrication technology continues to plunge deeper into sub-micron levels requiring hardware designers to utilize ever-increasing amounts of logic and shorten design time. Toward that end, high-level languages such as C/C++ are becoming popular for ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Copyright (c) 1996 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CAS: Circuits & Systems
- IEEE-CS: Computer Society
Publisher
IEEE Computer Society
United States
Publication History
Published: 01 January 1997
Check for updates
Author Tag
Qualifiers
- Article
Conference
ICCAD '96
Sponsor:
- SIGDA
- IEEE-CAS
- IEEE-CS
ICCAD '96: International Conference on Computer Aided Design
November 10 - 14, 1996
California, San Jose, USA
Acceptance Rates
Overall Acceptance Rate 457 of 1,762 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 336Total Downloads
- Downloads (Last 12 months)33
- Downloads (Last 6 weeks)1
Reflects downloads up to 14 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in