Article

Free access

Error-correcting codes for semiconductor memories

Author:

C. L. ChenAuthors Info & Claims

ISCA '84: Proceedings of the 11th annual international symposium on Computer architecture

Pages 245 - 247

https://doi.org/10.1145/800015.808190

Published: 01 January 1984 Publication History

PDF eReader

References

[1]

L. Levine and W. Myers, "Semiconductor Memory Reliability with Error Detecting and Correcting Codes," Computer, 9, 43-50, October 1976.

Digital Library

Google Scholar

[2]

B. Richard, "Automatic Error Correction in Memory Systems," Computer Design, 179-182, May 1976.

Google Scholar

[3]

P. K. Lala, "Error Correction in Semiconductor Memory Systems," Electronic Engineering, 18, 49-53, January 1979.

Google Scholar

[4]

A. V. Ferris-Prabhu, "Improving Memory Reliability through Error Correction," Computer Design, 18, 137-144, July 1979.

Google Scholar

[5]

R. W. Hamming, "Error Detecting and Error Correcting Codes," Bell Syst. Tech. J., 29, 147-160, April 1950.

Crossref

Google Scholar

[6]

M. Y. Hsiao, "A Class of Optimal Minimum Odd-Weight-Column SEC-DED Codes," IBM J. of Res. & Dev., 14, 395-401, July, 1970.

Digital Library

Google Scholar

[7]

M. Y. Hsiao, W. C. Carter, J. W. Thomas, W. R. Stringfellow, "Reliability, Availability and Serviceability of IBM Computer Systems: A Quarter Century of Progress," IBM J. of Res. & Dev., 25, 453-465, September 1981.

Digital Library

Google Scholar

[8]

S. Lin and D. J. Costello, Jr., Error Control Coding: Fundamentals and Applications, Prentice-Hall, N.J., 1983.

Digital Library

Google Scholar

[9]

G. R. Basham, "New Error-Correcting Technique for Solid-State Memories Saves Hardware," Computer Design, 15, 110-113, October 1976.

Google Scholar

[10]

D. Morris, "ECC Chip Recduces Error Rate in Dynamic RAMS," Computer Design, 19, 137-142, October 1980.

Google Scholar

[11]

D. P. Siewiorek and R. S. Swarz, The Theory and Pratice of Reliable System Design, Digital Press, Digital Equipment Corporation, Bedford, MA, 1982.

Google Scholar

[12]

D. C. Bossen, L. C. Chang and C. L. Chen, "Measurement and Generation of Error Correcting Codes for Package Failures," IEEE Trans. on Computers, C-27, pp. 201-204, March 1978.

Digital Library

Google Scholar

[13]

S. M. Reddy, "A Class of Linear Codes for Error Control in Byte-per-Package Organized Memory Systems," IEEE Trans. on Computers, C-27, pp. 455-458, May 1978.

Digital Library

Google Scholar

[14]

L. A. Dunning and M. R. Varanasi, "Code Constructions for Error Control in Byte Organized Memory Systems," IEEE Trans. on Computers, C-32, 535-542, June 1983.

Google Scholar

[15]

C. L. Chen, "Error Correcting Codes with Byte Error Detection Capability," IEEE Trans. on Computers, C-32, 615-621, July 1983.

Google Scholar

[16]

I. S. Reed and G. Solomon, "Polynomial Codes over Certain Finite Field," J. Soc. Ind. Appl. Math., 8, 300-304, June 1960.

Crossref

Google Scholar

[17]

J. K. Wolf, "Adding Two Information Symbols to Certain Nonbinary BCH Codes and Some Applications," Bell Syst. Tech. J., 48, 2405-2424, 1969.

Crossref

Google Scholar

[18]

D. C. Bossen, "b-adjacent Error Correcton," IBM J. of Res. & Dev., 14, 402-408, July 1970.

Digital Library

Google Scholar

[19]

S. Kaneda and E. Fujiwara, "Single Byte Error Correcting-Double Byte Error Detecting Codes for Memory Systems," IEEE Trans. Computers, C-31, 596-602, July 1982.

Google Scholar

[20]

C. L. Chen, "Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems," Fourteenth International Conference on Fault-Tolerant Computing, June 20-22, 1984.

Google Scholar

[21]

W. C. Carter, and C. E. McCarthy, "Implementation of an Experimental Fault-Tolerant Memory System," IEEE Trans. on Computers, c-25, 557-568, June 1976.

Google Scholar

[22]

C.-E. W. Sundberg, "Erasure and Error Decoding for Semiconductor Memories," IEEE Trans. on Computers, C-27, 696-705, August 1978.

Google Scholar

[23]

P. K. Lala, "An Adaptive Double Error Correction Scheme for Semiconductor Memory Systems," Digital Processes, 4, 237-243, 1978.

Google Scholar

[24]

R. Nelson, "Effortless Error Management," Computer Design, 21, 163-168, February 1982.

Google Scholar

[25]

D. C. Bossen and M. Y. Hsiao, "A System Solution to Memory Soft Error Problem," IBM J. of Res. & Dev., 24, 390-397, May 1980.

Digital Library

Google Scholar

Cited By

View all

A R SV CSuresh GP TNandi S(2023)Application of Error Detection and Correction Techniques to Self-Checking VLSI Systems: An Overview2023 IEEE Guwahati Subsection Conference (GCON)10.1109/GCON58516.2023.10183449(01-06)Online publication date: 23-Jun-2023
https://doi.org/10.1109/GCON58516.2023.10183449
Kumar HPatel YKesavan RMakam SKuenning GWaldspurger C(2017)High-performance metadata integrity protection in the WAFL copy-on-write file systemProceedings of the 15th Usenix Conference on File and Storage Technologies10.5555/3129633.3129651(197-211)Online publication date: 27-Feb-2017
https://dl.acm.org/doi/10.5555/3129633.3129651
Zhang YRajimwale AArpaci-Dusseau AArpaci-Dusseau R(2010)End-to-end data integrity for file systemsProceedings of the 8th USENIX conference on File and storage technologies10.5555/1855511.1855514(3-3)Online publication date: 23-Feb-2010
https://dl.acm.org/doi/10.5555/1855511.1855514

Index Terms

Error-correcting codes for semiconductor memories
1. Hardware

Recommendations

Error-correcting codes for semiconductor memory applications: a state-of-the-art review

This paper presents a state-of-the-art review of error-correcting codes for computer semiconductor memory applications. The construction of four classes of error-correcting codes appropriate for semiconductor memory designs is described, and for each ...
Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems

Byte-oriented error-correcting codes are useful in correcting and detecting errors in a memory system organized in multiple-bit-perchip fashion. This paper presents the construction of new single-byte error-correcting and double-byte error-detecting ...
Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories
ICCAD '15: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design

Non-volatile memories are paid attention to as a promising alternative to memory design. Data stored in them still may be destructed due to crosstalk and radiation. We can restore the data by using error-correcting codes which require extra bits to ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ISCA '84: Proceedings of the 11th annual international symposium on Computer architecture

January 1984

373 pages

ISBN:0818605383

DOI:10.1145/800015

Chairman:
Dharma P. Agrawal

ACM SIGARCH Computer Architecture News Volume 12, Issue 3
June 1984
348 pages
ISSN:0163-5964
DOI:10.1145/773453
Issue’s Table of Contents

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1984

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 543 of 3,203 submissions, 17%

Upcoming Conference

ISCA '25

Sponsor:
sigarch

The 52nd Annual International Symposium on Computer Architecture

June 21 - 25, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
1,155
Total Downloads

Downloads (Last 12 months)89
Downloads (Last 6 weeks)13

Reflects downloads up to 03 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

A R SV CSuresh GP TNandi S(2023)Application of Error Detection and Correction Techniques to Self-Checking VLSI Systems: An Overview2023 IEEE Guwahati Subsection Conference (GCON)10.1109/GCON58516.2023.10183449(01-06)Online publication date: 23-Jun-2023
https://doi.org/10.1109/GCON58516.2023.10183449
Kumar HPatel YKesavan RMakam SKuenning GWaldspurger C(2017)High-performance metadata integrity protection in the WAFL copy-on-write file systemProceedings of the 15th Usenix Conference on File and Storage Technologies10.5555/3129633.3129651(197-211)Online publication date: 27-Feb-2017
https://dl.acm.org/doi/10.5555/3129633.3129651
Zhang YRajimwale AArpaci-Dusseau AArpaci-Dusseau R(2010)End-to-end data integrity for file systemsProceedings of the 8th USENIX conference on File and storage technologies10.5555/1855511.1855514(3-3)Online publication date: 23-Feb-2010
https://dl.acm.org/doi/10.5555/1855511.1855514

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

Error-correcting codes for semiconductor memory applications: a state-of-the-art review

Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems

Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories

Comments

Information

Published In

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations