Article

Parameterised system design based on genetic algorithms

Authors:

Giuseppe Ascia,

Vincenzo Catania,

Maurizio PalesiAuthors Info & Claims

CODES '01: Proceedings of the ninth international symposium on Hardware/software codesign

Pages 177 - 182

https://doi.org/10.1145/371636.371714

Published: 25 April 2001 Publication History

Abstract

A recent reduction in the time to market has led to the development of a new approach to IP-based design in which a highly parametric pre-designed system-on-a-chip is configured according to the application it will have to execute. The greatest problems in this area regard exploration of the range of possible system configurations in search of the optimal configuration for a given system. There are, in fact, a number of parameters involved (bus sizes, cache configurations, software algorithms, etc.), each of which has a great impact on design constraints such as area, power and performance. An exhaustive analysis of all possible configurations is thus computationally unfeasible. In this paper we propose using genetic algorithms to determine the optimal configuration for a highly parametric system. The approach is applied to the search for the optimal configuration (in terms of area, power and mean access time) of a memory hierarchy involved in a given application.

References

[1]

CPU info center. http://mm, eecs. berkeley, edu/CIC/.

[2]

Trace database, Parallel Architecture Research Laboratory, New Mexico State University. hl;tp://tracsbaso.nmsu.edu/.

[3]

TMS320C6211 cache analysis. Texas Instruments, Sept. 1998.

[4]

G. Albera and 1% I. Bahar. Power/performance advantages of victim bulfer in high.performance processor. In IEEE Alessandro Volta Memorial Workshop on Low-Power Design, Como, Italy, Mar. 1999.

Digital Library

[5]

C. A. C. Coello. Treating constraints as objectives for single.objective evolutionary optimization. Technical report, Laboratorio Nacional de Informatica Avanzada, Rebsmen 80, Xalapa, Veracruz 91090, Mexico, 2000.

[6]

J. Edler and M. D. Hill. Dinero IV, release 7. http://etw.cs.gisc.odu/markhill/DinorolVl 6 Feb. 1998.

[7]

M. Eisenring, E. Zitzler, and L. Thiele. Conflicting criteria in embedded system design. IEEE Design and Test of Computers, 17(2):51-59, Apr.-June 2000.

Digital Library

[8]

C. M. Fonseca and P. J. Fleming. An overview of evolutionary algorithms in multiobjective optimization. Evolutionary Computation, 3(1):1-16, 1995.

Digital Library

[9]

S. Fu and M. J. Flynu. Area and performance anaiysis of processor configurations with scaling d technology. Technical Report CSL-TP-94-605, Computer Systems Laboratory, Stanford University, Stanford, CA 94305-4055, Mar. 1994.

Digital Library

[10]

J. D. Gee, M. D. Hill, D. N. Pnevmatikatos, and A. J. Smith. Cache performance of the SPEC92 benchmark suite. IEEE Micro, 13(4):17-27, Aug. 1993.

Digital Library

[11]

T. Givargis and F. Vabid. Interface exploration for reduced power in core-based systems. In International Symposium on System Synthesis, Dec. 1998.

Digital Library

[12]

T. D. Givargis, J. Henkel, and F. Vahid. Interface and cache power exploration for core-based embedded system design. In International Conference on Computer.Aided Design (ICCAD), pages 270-273, Nov. 1999.

Digital Library

[13]

T. D. Givargis and F.-Vahid. Parametrized system design. In 8th International Workshop on Hardware/Software Codesig 2000.

Digital Library

[14]

T. D. Givargis, F. Vahid, and J. Henkel. A hybrid approach for core-based system-level power modeling. In Asia and South Pacific Design Automation Conference, 2000.

Digital Library

[15]

J. J. Grefenstette. A User's Guide to GENESIS, Oct. 1990.

[16]

J. L. Hennessy and D. A. Patterson. Computer Architecture A Quantitative Approach, pages 372-476. Morgan Ksufmaun, second edition, 1996.

Digital Library

[17]

D. Krfining and S. M. Miiller. The impact of write-bach on the cache performance. In Prec. 18th IASTED International Conference on Applied lnformatics, lnnsbruck (AI'2000), pages 213-217. ACTA Press, 2000.

[18]

E. Musoll, T. Lung, and J. Cortadell& Working-zone encoding for reducing the energy in microprocessor address buses. IEEE Transactions on Very Large Scale Integration (VLSI), 6(4), Dec. 1998.

Digital Library

[19]

O. Okuzawa and M. J. Flynn. A performance/area workbench for cache memory design. Technical Report CSL-TR-94-635, Computer Systems Laboratory, Stanford University, Stanford, CA 94305-4055, Aug. 1994.

Digital Library

[20]

G. Reinman and N. Jouppi. An integrated cache timing and power model. Technicd report, COMPAQ Western Research Lab, Palo Alto, 1999.

[21]

C. Romero, M. "lmiz, and D. Jones. Goal programming, compromise programming and reference point method formulations: linkages and utility interpretations. Journal of the Operational Research 8ociety, (49):986-991, 1998.

[22]

Synopsys, Inc. CoWare, Inc. Frontier Design, Inc. SystemC 0.91 User's Guide.

[23]

F. Vahid and T. Givargis. The case for a configure-and-execute paradigm. In International Workshop on Hardware/Software Codesign (CODES), pages 59-63, May 1999.

Digital Library

Cited By

Ascia GCatania VDi Nuovo APalesi MPatti D(2007)Efficient design space exploration for application specific systems-on-a-chipJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2007.01.00453:10(733-750)Online publication date: 1-Oct-2007
https://dl.acm.org/doi/10.1016/j.sysarc.2007.01.004
Mishra PMamidipaka MDutt N(2004)Processor-memory coexploration using an architecture description languageACM Transactions on Embedded Computing Systems10.1145/972627.9726343:1(140-162)Online publication date: 1-Feb-2004
https://dl.acm.org/doi/10.1145/972627.972634
Jerinić VMüller D(2004)Safe integration of parameterized IPIntegration, the VLSI Journal10.1016/j.vlsi.2003.12.00237:4(193-221)Online publication date: 1-Sep-2004
https://dl.acm.org/doi/10.1016/j.vlsi.2003.12.002
Show More Cited By

Index Terms

Parameterised system design based on genetic algorithms
1. Networks
  1. Network architectures
2. Software and its engineering
  1. Software organization and properties
    1. Contextual software domains
      1. Operating systems
        Communications management

Recommendations

Multi-objective design space exploration using genetic algorithms
CODES '02: Proceedings of the tenth international symposium on Hardware/software codesign

In this work, we provide a technique for efficiently exploring a parameterized system-on-a-chip (SoC) architecture to find all Pareto-optimal configurations in a multi-objective design space. Globally, our approach uses a parameter dependency model of ...
Neural network crossover in genetic algorithms using genetic programming
Abstract
The use of genetic algorithms (GAs) to evolve neural network (NN) weights has risen in popularity in recent years, particularly when used together with gradient descent as a mutation operator. However, crossover operators are often omitted from ...
Using messy genetic algorithms for solving the winner determination problem
GECCO '10: Proceedings of the 12th annual conference companion on Genetic and evolutionary computation

The paper presents a study on the application of messy genetic algorithms for the winner determination problem in the combinatorial auction realm. Messy genetic algorithms operate explicitly on building blocks in order to obtain good solutions. Since ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES '01: Proceedings of the ninth international symposium on Hardware/software codesign

April 2001

271 pages

ISBN:1581133642

DOI:10.1145/371636

Chairmen:
Jan Madsen
Technical Univ. of Denmark, Lyngby
,
Joerg Henkel
C&C Research Labs, Princeton, NJ
,
Xiaobo (Sharon) Hu
Univ. of Notre Dame, Notre Dame, IN

Copyright © 2001 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

IFIP WG 10.5: IFIP WG 10.5
IEEE-ComSoc: Communications Society
SIGDA: ACM Special Interest Group on Design Automation
SIGSOFT: ACM Special Interest Group on Software Engineering

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 25 April 2001

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

CODES01

Sponsor:

IFIP WG 10.5
IEEE-ComSoc
SIGDA
SIGSOFT

CODES01: 9th International Symposium on Hardware/Software Codesign

Copenhagen, Denmark

Acceptance Rates

CODES '01 Paper Acceptance Rate 43 of 83 submissions, 52%;

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
268
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 23 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ascia GCatania VDi Nuovo APalesi MPatti D(2007)Efficient design space exploration for application specific systems-on-a-chipJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2007.01.00453:10(733-750)Online publication date: 1-Oct-2007
https://dl.acm.org/doi/10.1016/j.sysarc.2007.01.004
Mishra PMamidipaka MDutt N(2004)Processor-memory coexploration using an architecture description languageACM Transactions on Embedded Computing Systems10.1145/972627.9726343:1(140-162)Online publication date: 1-Feb-2004
https://dl.acm.org/doi/10.1145/972627.972634
Jerinić VMüller D(2004)Safe integration of parameterized IPIntegration, the VLSI Journal10.1016/j.vlsi.2003.12.00237:4(193-221)Online publication date: 1-Sep-2004
https://dl.acm.org/doi/10.1016/j.vlsi.2003.12.002
Ferrandi FLanzi PSciuto D(2004)System Level Hardware–Software Design Exploration with XCSGenetic and Evolutionary Computation – GECCO 200410.1007/978-3-540-24855-2_91(763-773)Online publication date: 2004
https://doi.org/10.1007/978-3-540-24855-2_91
Ascia GCatania VPalesi M(2003)Tuning Methodologies for Parameterized Systems DesignSystem-on-Chip for Real-Time Applications10.1007/978-1-4615-0351-4_8(71-82)Online publication date: 2003
https://doi.org/10.1007/978-1-4615-0351-4_8
Palesi G(2002)A Framework for Design Space Exploration of Parameterized VLSI SystemsProceedings of the 2002 Asia and South Pacific Design Automation Conference10.5555/832284.835448Online publication date: 7-Jan-2002
https://dl.acm.org/doi/10.5555/832284.835448
Ascia GCatania VPalesi M(2002)An Evolutionary Approach for Pareto-optimal Configurations in SOC PlatformsSOC Design Methodologies10.1007/978-0-387-35597-9_14(157-168)Online publication date: 2002
https://doi.org/10.1007/978-0-387-35597-9_14

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents