Article

Free access

Parameterized system design

Authors:

Tony D. Givargis,

Frank VahidAuthors Info & Claims

CODES '00: Proceedings of the eighth international workshop on Hardware/software codesign

Pages 98 - 102

https://doi.org/10.1145/334012.334031

Published: 01 May 2000 Publication History

Abstract

Continued growth in chip capacity has led to new methodologies stressing reuse, not only of pre-designed processing components, but even of entire pre-designed architectures. To be used across a variety of applications, such architectures must be heavily parameterized, so they can adapt to those applications' differing constraints by trading off power, performance and size. We describe several parameterized system design issues, and provide results showing how a single architecture with easily configurable parameters can support a wide range of tradeoffs.

References

[1]

W. Fornaciari, D. Sciuto, C. Silvano. Power Estimation for Architectural Explorations of HW/SW Communication on System-Level Buses. International Workshop on Hardware/Software Codesign, 1999.

Digital Library

[2]

T.D. Givargis, J. Henkel, and F. Vahid. Interface and Cache Power Exploration for Core--Based Embedded System Design. International Conference on Computer Aided Design, 1999.

Digital Library

[3]

T.D. Givargis, F. Vahid, J. Henkel. A Hybrid approach for Corebased System-level Power Modeling. Asia and South Pacific Design Automation Conference, 2000.

Digital Library

[4]

R. Gupta and Y. Zorian. Introducing Core-Based System Design. IEEE Design & Test, Vol. 14, No. 4, Oct-Dec 1997, pp. 15-25.

Digital Library

[5]

K. Kiefendorff. Transistor Budgets Go Ballistic. Microprocessor Report, Volume 12, Number 10, August 3, 1998, 14-18.

[6]

Y. Li and J. Henkel. A Framework for Estimating and Minimizing Energy Dissipation of Embedded HW/SW Systems. Design Automation Conference, pp.188-193, 1998.

Digital Library

[7]

Semiconductor Industry Association Roadmap 1997, http://notes.sematech.org/ntrs/PublNTRS.nsf.

[8]

M.R. Stan, W.P. Burleson. Bus-Invert Coding for Low Power I/O. IEEE Transactions on VLSI, March 1995.

Digital Library

[9]

M.R. Stan, W.P Burleson. Coding a Terminated Bus for Low Power. Great Lakes Symposium on VLSI, March 1995.

Digital Library

[10]

B. Payne. Rapid Silicon Prototyping: Paradigm for Custom Systemon-a-Chip Design. http://www.vlsi.com/velocity, 1998.

[11]

F. Vahid, T.D. Givargis, The Case for a Configure-and-Execute Paradigm. International Workshop on Hardware/Software Codesign, 1999.

Digital Library

[12]

F. Vahid, T.D. Givargis. Incorporating Cores into System-Level Specification. International Symposium on System Synthesis, 1998.

Digital Library

[13]

A.V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, X. Ji. Adapting Cache Line Size to Application Behavior. International Conference on Supercomputing, 1999.

Digital Library

[14]

P. van der Wolf, P. Lieverse, M. Goel, D.L. Hei, K. Vissers. An MPEG-2 Decoder Case Study as a Driver for a System Level Design Methodology, pp. 33-37, International Workshop on Hardware/Software Codesign, 1999.

Digital Library

[15]

J. Van Meerbergen, A. Timmer, J. Leijten, F. Harmsze, M. Strik. Experiences with System Level Design for Consumer ICs, VLSI'98, pp 17-22.

[16]

Velocity product information, VLSI Technology Inc. http://www.vlsi.com/velocity.

[17]

Virtual Socket Interface Association, Architecture Document. http://www.vsi.org, 1997.

Cited By

Castro CStrum MChau W(2010)Automatic generation of a parameter-domain-based functional input coverage model2010 11th Latin American Test Workshop10.1109/LATW.2010.5550344(1-6)Online publication date: Mar-2010
https://doi.org/10.1109/LATW.2010.5550344
Zhang Zhen Zhang Hui (2010)Parameterized bus interface design based on Verilog language2010 International Conference on Computer Application and System Modeling (ICCASM 2010)10.1109/ICCASM.2010.5619344(V8-185-V8-187)Online publication date: Oct-2010
https://doi.org/10.1109/ICCASM.2010.5619344
Lee GAhn YLee SSon JYoon KChoi K(2010)Communication architecture design for reconfigurable multimedia SoC platformDesign Automation for Embedded Systems10.1007/s10617-009-9048-014:1(1-20)Online publication date: 1-Mar-2010
https://dl.acm.org/doi/10.1007/s10617-009-9048-0
Show More Cited By

Index Terms

Parameterized system design
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Integrated circuits
    1. Logic circuits

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

CODES '00: Proceedings of the eighth international workshop on Hardware/software codesign

May 2000

167 pages

ISBN:1581132689

DOI:10.1145/334012

Chairmen:
Frank Vahid
Univ. of California, Riverside
,
Jan Madsen
Technical Univ. of Denmark, Lyngby, Denmark

Copyright © 2000 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Computer Conservation Society: Computer Conservation Society
IFIP WG 10.5: IFIP WG 10.5
SIGDA: ACM Special Interest Group on Design Automation
SIGSOFT: ACM Special Interest Group on Software Engineering

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 May 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

CODES00

Sponsor:

Computer Conservation Society
IFIP WG 10.5
SIGDA
SIGSOFT

CODES00: 8th International Workshop on Hardware/Software Codesign

California, San Diego, USA

Acceptance Rates

Overall Acceptance Rate 280 of 864 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

19
Total Citations
View Citations
379
Total Downloads

Downloads (Last 12 months)54
Downloads (Last 6 weeks)20

Reflects downloads up to 23 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Castro CStrum MChau W(2010)Automatic generation of a parameter-domain-based functional input coverage model2010 11th Latin American Test Workshop10.1109/LATW.2010.5550344(1-6)Online publication date: Mar-2010
https://doi.org/10.1109/LATW.2010.5550344
Zhang Zhen Zhang Hui (2010)Parameterized bus interface design based on Verilog language2010 International Conference on Computer Application and System Modeling (ICCASM 2010)10.1109/ICCASM.2010.5619344(V8-185-V8-187)Online publication date: Oct-2010
https://doi.org/10.1109/ICCASM.2010.5619344
Lee GAhn YLee SSon JYoon KChoi K(2010)Communication architecture design for reconfigurable multimedia SoC platformDesign Automation for Embedded Systems10.1007/s10617-009-9048-014:1(1-20)Online publication date: 1-Mar-2010
https://dl.acm.org/doi/10.1007/s10617-009-9048-0
Zhichao Yang Chen SZhongli Liu (2008)Design and verification of the programming circuit in an application-specific FPGA2008 9th International Conference on Solid-State and Integrated-Circuit Technology10.1109/ICSICT.2008.4734975(2047-2050)Online publication date: Oct-2008
https://doi.org/10.1109/ICSICT.2008.4734975
Castro CRomero EStrum MChau W(2008)Automatic generation of random stimuli sources based on Parameter Domains for functional verification2008 IEEE Dallas Circuits and Systems Workshop: System-on-Chip - Design, Applications, Integration, and Software10.1109/DCAS.2008.4695923(1-4)Online publication date: Oct-2008
https://doi.org/10.1109/DCAS.2008.4695923
Lin KHuang SChen S(2007)Optimal allocation of I/O device parameters in hardware and software codesign methodologyProceedings of the 2007 international conference on Embedded and ubiquitous computing10.5555/1780745.1780804(541-552)Online publication date: 17-Dec-2007
https://dl.acm.org/doi/10.5555/1780745.1780804
Van Court THerbordt M(2007)Families of FPGA-based accelerators for approximate string matchingMicroprocessors & Microsystems10.1016/j.micpro.2006.04.00131:2(135-145)Online publication date: 1-Mar-2007
https://dl.acm.org/doi/10.1016/j.micpro.2006.04.001
Silvano CAgosta GPalermo G(2007)Efficient architecture/compiler co-exploration using analytical modelsDesign Automation for Embedded Systems10.1007/s10617-006-9588-711:1(1-23)Online publication date: 1-Mar-2007
https://dl.acm.org/doi/10.1007/s10617-006-9588-7
Lin KHuang SChen S(2007)Optimal Allocation of I/O Device Parameters in Hardware and Software Codesign MethodologyEmbedded and Ubiquitous Computing10.1007/978-3-540-77092-3_47(541-552)Online publication date: 2007
https://doi.org/10.1007/978-3-540-77092-3_47
Kissler DHannig FKupriyanov ATeich J(2006)A highly parameterizable parallel processor array architecture2006 IEEE International Conference on Field Programmable Technology10.1109/FPT.2006.270293(105-112)Online publication date: Dec-2006
https://doi.org/10.1109/FPT.2006.270293
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents