Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
Authors: 
Yiwei Li, Boyu Tian, Mingyu GaoAuthors Info & Claims
Pages 108 - 120
Abstract
Hybrid main memory systems combine both performance and capacity advantages from heterogeneous memory technologies. With larger capacities, higher associativities, and finer granularities, hybrid memory systems currently exhibit significant metadata storage and lookup overheads for flexibly remapping data blocks between the two memory tiers. To alleviate the inefficiencies of existing designs, we propose Trimma, the combination of a multi-level metadata structure and an efficient metadata cache design. Trimma uses a multi-level metadata table to only track truly necessary address remap entries. The saved memory space is effectively utilized as extra DRAM cache capacity to improve performance. Trimma also uses separate formats to store the entries with non-identity and identity address mappings. This improves the overall remap cache hit rate, further boosting the performance. Trimma is transparent to software and compatible with various types of hybrid memory systems. When evaluated on a representative hybrid memory system with HBM3 and DDR5, Trimma achieves up to 1.68 × and on average 1.33 × speedup benefits, compared to state-of-the-art hybrid memory designs. These results show that Trimma effectively addresses metadata management overheads, especially for future scalable large-scale hybrid memory architectures.
References
[1]
Neha Agarwal and Thomas F. Wenisch. 2017. Thermostat: Application-Transparent Page Management for Two-tiered Main Memory. In 22nd International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). ACM, 631–644. https://doi.org/10.1145/3037697.3037706
[2]
Mazen Al-Wadi, Vamsee Reddy Kommareddy, Clayton Hughes, Simon David Hammond, and Amro Awad. 2021. Stealth-Persist: Architectural Support for Persistent Applications in Hybrid Memory Systems. In 27th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 139–152. https://doi.org/10.1109/HPCA51647.2021.00022
[3]
Stephen F. Altschul, Warren Gish, Webb Miller, Eugene W. Myers, and David J. Lipman. 1990. Basic Local Alignment Search Tool. Journal of Molecular Biology 215, 3 (1990), 403–410.
[4]
Rajeev Balasubramonian, Andrew B Kahng, Naveen Muralimanohar, Ali Shafiee, and Vaishnav Srinivas. 2017. CACTI 7: New Tools for Interconnect Exploration in Innovative Off-Chip Memories. ACM Transactions on Architecture and Code Optimization (TACO) 14, 2 (2017), 14:1–14:25. https://doi.org/10.1145/3085572
[5]
Scott Beamer, Krste Asanović, and David Patterson. 2015. The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619 (Aug. 2015).
[6]
Burton H. Bloom. 1970. Space/Time Trade-offs in Hash Coding with Allowable Errors. Commun. ACM 13, 7 (1970), 422–426.
[7]
Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2014. CAMEO: A Two-Level Memory Organization with Capacity of Main Memory and Flexibility of Hardware-Managed Cache. In 47th International Symposium on Microarchitecture (MICRO). IEEE Computer Society, 1–12. https://doi.org/10.1109/MICRO.2014.63
[8]
Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2015. BEAR: Techniques for Mitigating Bandwidth Bloat in Gigascale DRAM Caches. In 42nd International Symposium on Computer Architecture (ISCA). ACM, 198–210. https://doi.org/10.1145/2749469.2750387
[9]
Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2017. BATMAN: Techniques for Maximizing System Bandwidth of Memory Systems with Stacked-DRAM. In 3rd Internatinoal Symposium on Memory Systems (MEMSYS). ACM, 268–280. https://doi.org/10.1145/3132402.3132404
[10]
CXL Consortium. 2020. Compute Express Link Specification. https://ww w.computeexpresslink.org.
[11]
CXL Consortium. 2022. Compute Express Link 3.0 White Paper. https://www.computeexpresslink.org/_files/ugd/0c1418_1798ce97c1e6438fba818d760905e43a.pdf.
[12]
Brian F. Cooper, Adam Silberstein, Erwin Tam, Raghu Ramakrishnan, and Russell Sears. 2010. Benchmarking Cloud Serving Systems with YCSB. In 1st ACM Symposium on Cloud Computing (SoCC). ACM, 143–154. https://doi.org/10.1145/1807128.1807152
[13]
Brad Fitzpatrick. 2004. Distributed Caching with Memcached. Linux Journal 2004, 124 (2004), 5.
[14]
Alex Fornito, Andrew Zalesky, and Michael Breakspear. 2013. Graph Analysis of the Human Connectome: Promise, Progress, and Pitfalls. NeuroImage 80 (2013), 426–444. https://doi.org/10.1016/J.NEUROIMAGE.2013.04.087
[15]
Sean Franey and Mikko H. Lipasti. 2015. Tag Tables. In 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 514–525.
[16]
Mel Gorman and Patrick Healy. 2008. Supporting Superpage Allocation without Additional Hardware Support. In 7th International Symposium on Memory Management (ISMM). ACM, 41–50. https://doi.org/10.1145/1375634.1375641
[17]
Nagendra Dwarakanath Gulur, Mahesh Mehendale, R. Manikantan, and R. Govindarajan. 2014. Bi-Modal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth. In 47th International Symposium on Microarchitecture (MICRO). IEEE Computer Society, 38–50. https://doi.org/10.1109/MICRO.2014.36
[18]
David Gureya, João Neto, Reza Karimi, João Barreto, Pramod Bhatotia, Vivien Quéma, Rodrigo Rodrigues, Paolo Romano, and Vladimir Vlassov. 2020. Bandwidth-Aware Page Placement in NUMA. In 34th IEEE International Parallel & Distributed Processing Symposium (IPDPS). IEEE, 546–556. https://doi.org/10.1109/IPDPS47924.2020.00063
[19]
Robert S Harris. 2007. Improved Pairwise Alignment of Genomic DNA. The Pennsylvania State University, USA.
[20]
Cheng-Chieh Huang and Vijay Nagarajan. 2014. ATCache: Reducing DRAM Cache Latency via a Small SRAM Tag Cache. In 23rd International Conference on Parallel Architectures and Compilation Techniques (PACT). ACM, 51–60. https://doi.org/10.1145/2628071.2628089
[21]
Hybrid Memory Cube Consortium. 2013. Hybrid Memory Cube Specification 1.0.
[22]
Intel. 2020. Intel Optane DC Persistent Memory. https://builders.intel.com/docs/networkbuilders/intel-optane-dc-persistent-memory-telecom-use-case-workloads.pdf.
[23]
Intel. 2023. 4th Gen Intel Xeon Processor Scalable Family, Sapphire Rapids. https://www.intel.com/content/www/us/en/developer/articles/ technical/fourth-generation-xeon-scalable-family-overview.html.
[24]
Hakbeom Jang, Yongjun Lee, Jongwon Kim, Youngsok Kim, Jangwoo Kim, Jinkyu Jeong, and Jae W. Lee. 2016. Efficient Footprint Caching for Tagless DRAM Caches. In 22nd International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 237–248. https://doi.org/10.1109/HPCA.2016.7446068
[25]
JEDEC. 2021. DDR4 SDRAM Standard. https://www.jedec.org/standards-documents/docs/jesd-79-4a.
[26]
JEDEC. 2022. DDR5 SDRAM Standard. https://www.jedec.org/standards-documents/docs/jesd-79-5b.
[27]
JEDEC. 2023. High Bandwidth Memory (HBM3) DRAM. https://www.jedec.org/standards-documents/docs/jesd238a.
[28]
JEDEC Solid State Technology Association. 2013. High Bandwidth Memory (HBM) DRAM. JESD235.
[29]
Djordje Jevdjic, Gabriel H. Loh, Cansu Kaynak, and Babak Falsafi. 2014. Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache. In 47th International Symposium on Microarchitecture (MICRO). IEEE Computer Society, 25–37. https://doi.org/10.1109/MICRO.2014.51
[30]
Djordje Jevdjic, Stavros Volos, and Babak Falsafi. 2013. Die-Stacked DRAM Caches for Servers: Hit Ratio, Latency, or Bandwidth? Have It All with Footprint Cache. In 40th International Symposium on Computer Architecture (ISCA). ACM, 404–415. https://doi.org/10.1145/2485922.2485957
[31]
Sudarsun Kannan, Ada Gavrilovska, Vishal Gupta, and Karsten Schwan. 2017. HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter. In 44th International Symposium on Computer Architecture (ISCA). ACM, 521–534.
[32]
Andrej Karpathy, George Toderici, Sanketh Shetty, Thomas Leung, Rahul Sukthankar, and Li Fei-Fei. 2014. Large-Scale Video Classification with Convolutional Neural Networks. In 2014 IEEE Conference on Computer Vision and Pattern Recognition (CVPR). IEEE Computer Society, 1725–1732.
[33]
Mazen Kharbutli, Keith Irwin, Yan Solihin, and Jaejin Lee. 2004. Using Prime Numbers for Cache Indexing to Eliminate Conflict Misses. In 10th International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 288–299. https://doi.org/10.1109/HPCA.2004.10015
[34]
Daehwan Kim, Joseph M Paggi, Chanhee Park, Christopher Bennett, and Steven L Salzberg. 2019. Graph-Based Genome Alignment and Genotyping with HISAT2 and HISAT-Genotype. Nature Biotechnology 37, 8 (2019), 907–915.
[35]
Jonghyeon Kim, Wonkyo Choe, and Jeongseob Ahn. 2021. Exploring the Design Space of Page Management for Multi-Tiered Memory Systems. In 2021 USENIX Annual Technical Conference (ATC). USENIX Association, 715–728. https://www.usenix.org/conference/atc21/presentation/kim-jonghyeon
[36]
Yoongu Kim, Weikun Yang, and Onur Mutlu. 2016. Ramulator: A Fast and Extensible DRAM Simulator. IEEE Computer Architecture Letter 15, 1 (2016), 45–49. https://doi.org/10.1109/LCA.2015.2414456
[37]
Andi Kleen. 2005. A NUMA API for Linux. Novel Inc (2005).
[38]
Apostolos Kokolis, Dimitrios Skarlatos, and Josep Torrellas. 2019. PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems. In 25th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 596–608. https://doi.org/10.1109/HPCA.2019.00012
[39]
Jagadish B. Kotra, Haibo Zhang, Alaa R. Alameldeen, Chris Wilkerson, and Mahmut T. Kandemir. 2018. CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System. In 49th International Symposium on Microarchitecture (MICRO). IEEE Computer Society, 533–545. https://doi.org/10.1109/MICRO.2018.00050
[40]
Alex Krizhevsky, Ilya Sutskever, and Geoffrey E. Hinton. 2012. ImageNet Classification with Deep Convolutional Neural Networks. In 26th Annual Conference on Neural Information Processing Systems (NIPS). 1106–1114.
[41]
Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher J. Rossbach, and Emmett Witchel. 2016. Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI). USENIX Association, 705–721.
[42]
Yann LeCun, Yoshua Bengio, and Geoffrey E. Hinton. 2015. Deep Learning. Nature 521, 7553 (2015), 436–444.
[43]
Yann LeCun, Léon Bottou, Yoshua Bengio, and Patrick Haffner. 1998. Gradient-Based Learning Applied to Document Recognition. Proc. IEEE 86, 11 (1998), 2278–2324.
[44]
Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting Phase Change Memory as a Scalable DRAM Alternative. In 36th International Symposium on Computer Architecture (ISCA). ACM, 2–13. https://doi.org/10.1145/1555754.1555758
[45]
Soyoon Lee, Hyokyung Bahn, and Sam H. Noh. 2014. CLOCK-DWF: A Write-History-Aware Page Replacement Algorithm for Hybrid PCM and DRAM Memory Architectures. IEEE Trans. Comput. 63, 9 (2014), 2187–2200. https://doi.org/10.1109/TC.2013.98
[46]
Yongjun Lee, Jongwon Kim, Hakbeom Jang, Hyunggyun Yang, Jangwoo Kim, Jinkyu Jeong, and Jae W. Lee. 2015. A Fully Associative, Tagless DRAM Cache. In 42nd International Symposium on Computer Architecture (ISCA). ACM, 211–222. https://doi.org/10.1145/2749469.2750383
[47]
Yiwei Li and Mingyu Gao. 2023. Baryon: Efficient Hybrid Memory Management with Compression and Sub-Blocking. In 29th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 137–151. https://doi.org/10.1109/HPCA56546.2023.10071115
[48]
Linux Kernel Development Team. [n. d.]. NUMA-aware Allocation. https://www.kernel.org/doc/Documentation/vm/numa_memory_policy.txt.
[49]
Haikun Liu, Yujie Chen, Xiaofei Liao, Hai Jin, Bingsheng He, Long Zheng, and Rentong Guo. 2017. Hardware/Software Cooperative Caching for Hybrid DRAM/NVM Memory Architectures. In 31st International Conference on Supercomputing (ICS). ACM, 26:1–26:10.
[50]
Gabriel H. Loh and Mark D. Hill. 2011. Efficiently Enabling Conventional Block Sizes for Very Large Die-Stacked DRAM Caches. In 44th International Symposium on Microarchitecture (MICRO). ACM, 454–464. https://doi.org/10.1145/2155620.2155673
[51]
Sally A. McKee. 2004. Reflections on the Memory Wall. In 1st Conference on Computing Frontiers (CF). ACM, 162.
[52]
Mitesh R. Meswani, Sergey Blagodurov, David Roberts, John Slice, Mike Ignatowski, and Gabriel H. Loh. 2015. Heterogeneous Memory Architectures: A HW/SW Approach for Mixing Die-Stacked and Off-Package Memories. In 21st International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 126–136. https://doi.org/10.1109/HPCA.2015.7056027
[53]
Justin Meza, Jichuan Chang, HanBin Yoon, Onur Mutlu, and Parthasarathy Ranganathan. 2012. Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management. IEEE Computer Architecture Letter 11, 2 (2012), 61–64. https://doi.org/10.1109/L-CA.2012.2
[54]
Micron. 2023. Micron Launches Memory Expansion Module Portfolio to Accelerate CXL 2.0 Adoption. https://investors.micron.com/news-releases/news-release-details/micron-launches-memory-expansion-module-portfolio-accelerate-cxl.
[55]
Juan Navarro, Sitaram Iyer, Peter Druschel, and Alan L. Cox. 2002. Practical, Transparent Operating System Support for Superpages. In 5th USENIX Symposium on Operating Systems Design and Implementation (OSDI). USENIX Association. http://www.usenix.org/events/osdi02/tech/navarro.html
[56]
Donald Nguyen, Andrew Lenharth, and Keshav Pingali. 2013. A Lightweight Infrastructure for Graph Analytics. In 24th ACM Symposium on Operating Systems Principles (SOSP). ACM, 456–471.
[57]
Reena Panda, Shuang Song, Joseph Dean, and Lizy K. John. 2018. Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance Horizon?. In 24th International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 271–282. https://doi.org/10.1109/HPCA.2018.00032
[58]
Ashish Panwar, Sorav Bansal, and K. Gopinath. 2019. HawkEye: Efficient Fine-grained OS Support for Huge Pages. In 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). ACM, 347–360. https://doi.org/10.1145/3297858.3304064
[59]
Yonathan Perez, Rok Sosic, Arijit Banerjee, Rohan Puttagunta, Martin Raison, Pararth Shah, and Jure Leskovec. 2015. Ringo: Interactive Graph Analytics on Big-Memory Machines. In 2015 ACM International Conference on Management of Data (SIGMOD). ACM, 1105–1110. https://doi.org/10.1145/2723372.2735369
[60]
Andreas Prodromou, Mitesh R. Meswani, Nuwan Jayasena, Gabriel H. Loh, and Dean M. Tullsen. 2017. MemPod: A Clustered Architecture for Efficient and Scalable Migration in Flat Address Space Multi-Level Memories. In 23rd International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 433–444. https://doi.org/10.1109/HPCA.2017.39
[61]
Moinuddin K. Qureshi and Gabriel H. Loh. 2012. Fundamental Latency Trade-off in Architecting DRAM Caches: Outperforming Impractical SRAM-Tags with a Simple and Practical Design. In 45th International Symposium on Microarchitecture (MICRO). IEEE Computer Society, 235–246. https://doi.org/10.1109/MICRO.2012.30
[62]
Luiz E. Ramos, Eugene Gorbatov, and Ricardo Bianchini. 2011. Page Placement in Hybrid Memory Systems. In 25th International Conference on Supercomputing (ICS). ACM, 85–95. https://doi.org/10.1145/1995896.1995911
[63]
Jeffrey B. Rothman and Alan Jay Smith. 2000. Sector Cache Design and Performance. In 8th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS). IEEE Computer Society, 124–133. https://doi.org/10.1109/MASCOT.2000.876437
[64]
Marta Rybczyńska. 2021. Top-Tier Memory Management. https://lwn.net/Articles/857133/.
[65]
Jee Ho Ryoo, Lizy K. John, and Arkaprava Basu. 2018. A Case for Granularity Aware Page Migration. In 32nd International Conference on Supercomputing (ICS). ACM, 352–362.
[66]
Jee Ho Ryoo, Mitesh R. Meswani, Andreas Prodromou, and Lizy K. John. 2017. SILC-FM: Subblocked InterLeaved Cache-Like Flat Memory Organization. In 23rd International Symposium on High Performance Computer Architecture (HPCA). IEEE Computer Society, 349–360. https://doi.org/10.1109/HPCA.2017.20
[67]
Daniel Sánchez and Christos Kozyrakis. 2013. ZSim: Fast and Accurate Microarchitectural Simulation of Thousand-Core Systems. In 40th International Symposium on Computer Architecture (ISCA). ACM, 475–486. https://doi.org/10.1145/2485922.2485963
[68]
Julian Shun and Guy E. Blelloch. 2013. Ligra: a Lightweight Graph Processing Framework for Shared Memory. In ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP). ACM, 135–146.
[69]
Jaewoong Sim, Alaa R. Alameldeen, Zeshan Chishti, Chris Wilkerson, and Hyesoon Kim. 2014. Transparent Hardware Management of Stacked DRAM as Part of Memory. In 47th International Symposium on Microarchitecture (MICRO). IEEE Computer Society, 13–24. https://doi.org/10.1109/MICRO.2014.56
[70]
Narayanan Sundaram, Nadathur Satish, Md. Mostofa Ali Patwary, Subramanya Dulloor, Michael J. Anderson, Satya Gautam Vadlamudi, Dipankar Das, and Pradeep Dubey. 2015. GraphMat: High Performance Graph Analytics Made Productive. Proceedings of the VLDB Endowment 8, 11 (2015), 1214–1225.
[71]
Stephen Tu, Wenting Zheng, Eddie Kohler, Barbara Liskov, and Samuel Madden. 2013. Speedy Transactions in Multicore In-Memory Databases. In 24th ACM Symposium on Operating Systems Principles (SOSP). ACM, 18–32. https://doi.org/10.1145/2517349.2522713
[72]
Evangelos Vasilakis, Vassilis Papaefstathiou, Pedro Trancoso, and Ioannis Sourdis. 2019. Decoupled Fused Cache: Fusing a Decoupled LLC with a DRAM Cache. ACM Transactions on Architecture and Code Optimization (TACO) 15, 4 (2019), 65:1–65:23. https://doi.org/10.1145/3293447
[73]
Evangelos Vasilakis, Vassilis Papaefstathiou, Pedro Trancoso, and Ioannis Sourdis. 2019. LLC-Guided Data Migration in Hybrid Memory Systems. In 33rd IEEE International Parallel & Distributed Processing Symposium (IPDPS). IEEE, 932–942. https://doi.org/10.1109/IPDPS.2019.00101
[74]
Evangelos Vasilakis, Vassilis Papaefstathiou, Pedro Trancoso, and Ioannis Sourdis. 2020. Hybrid2: Combining Caching and Migration in Hybrid Memory Systems. In 26th International Symposium on High Performance Computer Architecture (HPCA). IEEE, 649–662. https://doi.org/10.1109/HPCA47549.2020.00059
[75]
Zixuan Wang, Xiao Liu, Jian Yang, Theodore Michailidis, Steven Swanson, and Jishen Zhao. 2020. Characterizing and Modeling Non-Volatile Memory Systems. In 53rd International Symposium on Microarchitecture (MICRO). IEEE, 496–508. https://doi.org/10.1109/MICRO50266.2020.00049
[76]
Zi Yan, Daniel Lustig, David W. Nellans, and Abhishek Bhattacharjee. 2019. Nimble Page Management for Tiered Memory Systems. In 24th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). ACM, 331–345. https://doi.org/10.1145/3297858.3304024
[77]
Vinson Young, Chia-Chen Chou, Aamer Jaleel, and Moinuddin K. Qureshi. 2018. ACCORD: Enabling Associativity for Gigascale DRAM Caches by Coordinating Way-Install and Way-Prediction. In 45th International Symposium on Computer Architecture (ISCA). IEEE Computer Society, 328–339. https://doi.org/10.1109/ISCA.2018.00036
[78]
Vinson Young and Moinuddin K. Qureshi. 2019. To Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches. In 37th IEEE International Conference on Computer Design (ICCD). IEEE, 119–128.
[79]
Xiangyao Yu, Christopher J. Hughes, Nadathur Satish, Onur Mutlu, and Srinivas Devadas. 2017. Banshee: Bandwidth-Efficient DRAM Caching via Software/Hardware Cooperation. In 50th International Symposium on Microarchitecture (MICRO). ACM, 1–14. https://doi.org/10.1145/3123939.3124555
[80]
Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. 2009. A Durable and Energy Efficient Main Memory Using Phase Change Memory Technology. In 36th International Symposium on Computer Architecture (ISCA). ACM, 14–23. https://doi.org/10.1145/1555754.1555759
[81]
Weixi Zhu, Alan L. Cox, and Scott Rixner. 2020. A Comprehensive Analysis of Superpage Management Mechanisms and Policies. In 2020 USENIX Annual Technical Conference (ATC). USENIX Association, 829–842.
Index Terms
- Trimma: Trimming Metadata Storage and Latency for Hybrid Memory Systems
Recommendations
Architecting DDR5 DRAM caches for non-volatile memory systems
DAC '22: Proceedings of the 59th ACM/IEEE Design Automation ConferenceWith the release of Intel's Optane DIMM, Non-Volatile Memories (NVMs) are emerging as viable alternatives to DRAM memories because of the advantage of higher capacity. However, the higher latency and lower bandwidth of Optane prevent it from outright ...
Designing a secure DRAM+NVM hybrid memory module
CF '19: Proceedings of the 16th ACM International Conference on Computing FrontiersNon-Volatile Memory (NVM) such as PCM has emerged as a potential alternative for main memory due to its high density and low leakage power. However, an NVM main-memory system faces three challenges when compared to Dynamic Random Access Memory (DRAM) - ...
Page placement in hybrid memory systems
ICS '11: Proceedings of the international conference on SupercomputingPhase-Change Memory (PCM) technology has received substantial attention recently. Because PCM is byte-addressable and exhibits access times in the nanosecond range, it can be used in main memory designs. In fact, PCM has higher density and lower idle ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
October 2024
375 pages
ISBN:9798400706318
DOI:10.1145/3656019
Copyright © 2024 Owner/Author.
This work is licensed under a Creative Commons Attribution International 4.0 License.
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 13 October 2024
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed limited
Funding Sources
Conference
PACT '24
Sponsor:
PACT '24: International Conference on Parallel Architectures and Compilation Techniques
October 14 - 16, 2024
CA, Long Beach, USA
Acceptance Rates
Overall Acceptance Rate 121 of 471 submissions, 26%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 72Total Downloads
- Downloads (Last 12 months)72
- Downloads (Last 6 weeks)72
Reflects downloads up to 18 Nov 2024
Other Metrics
Citations
View Options
View options
View or Download as a PDF file.
PDFeReader
View online with eReader.
eReaderHTML Format
View this article in HTML Format.
HTML FormatLogin options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in