survey

A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications

Authors:

Daniela Sánchez,

Lorenzo Servadei,

Gamze Naz Kiprit,

Wolfgang EckerAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems, Volume 28, Issue 2

Article No.: 15, Pages 1 - 27

https://doi.org/10.1145/3543853

Published: 21 February 2023 Publication History

Abstract

Driven by Moore’s law, the chip design complexity is steadily increasing. Electronic Design Automation (EDA) has been able to cope with the challenging very large-scale integration process, assuring scalability, reliability, and proper time-to-market. However, EDA approaches are time and resource demanding, and they often do not guarantee optimal solutions. To alleviate these, Machine Learning (ML) has been incorporated into many stages of the design flow, such as in placement and routing. Many solutions employ Euclidean data and ML techniques without considering that many EDA objects are represented naturally as graphs. The trending Graph Neural Networks (GNNs) are an opportunity to solve EDA problems directly using graph structures for circuits, intermediate Register Transfer Levels, and netlists. In this article, we present a comprehensive review of the existing works linking the EDA flow for chip design and GNNs. We map those works to a design pipeline by defining graphs, tasks, and model types. Furthermore, we analyze their practical implications and outcomes. We conclude by summarizing challenges faced when applying GNNs within the EDA design flow.

References

[1]

Anthony Agnesina, Kyungwook Chang, and Sung Kyu Lim. 2020. VLSI placement parameter optimization using deep reinforcement learning. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’20). IEEE, 1–9.

Digital Library

[2]

Anthony Agnesina, Sai Surya Kiran Pentapati, and Sung Kyu Lim. 2020. A general framework for VLSI tool parameter optimization with deep reinforcement learning. In Proceedings of the 34th Conference on Neural Information Processing Systems Workshop on Machine Learning for Systems (NeurIPS’20). 1–6.

[3]

Tutu Ajayi and David Blaauw. 2019. OpenROAD: Toward a self-driving, open-source digital layout implementation tool chain. In Proceedings of Government Microcircuit Applications and Critical Technology Conference. National Science Foundation, 1105–1110.

[4]

Lilas Alrahis, Abhrajit Sengupta, Johann Knechtel, Satwik Patnaik, Hani Saleh, Baker Mohammad, Mahmoud Al-Qutayri, and Ozgur Sinanoglu. 2021. GNN-RE: Graph neural networks for reverse engineering of gate-level netlists. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst.1–14.

Digital Library

[5]

Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avižienis, John Wawrzynek, and Krste Asanović. 2012. Chisel: Constructing hardware in a scala embedded language. In Proceedings of the 49th Annual Design Automation Conference (DAC). Association for Computing Machinery, New York, NY, 1216–1225.

Digital Library

[6]

Tianqi Chen and Carlos Guestrin. 2016. XGBoost: A scalable tree boosting system. In Proceedings of the 22nd ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD’16). Association for Computing Machinery, New York, NY, 785–794.

Digital Library

[7]

Tianlong Chen, Kaixiong Zhou, Keyu Duan, Wenqing Zheng, Peihao Wang, Xia Hu, and Zhangyang Wang. 2021. Bag of tricks for training deeper graph neural networks: A comprehensive benchmark study. arxiv:2108.10521 [cs.LG]. Retrieved from https://arxiv.org/abs/2108.10521.

[8]

Chung-Kuan Cheng, Andrew B. Kahng, Ilgweon Kang, and Lutong Wang. 2019. RePlAce: Advancing solution quality and routability validation in global placement. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 38, 9 (2019), 1717–1730.

Digital Library

[9]

Ruoyu Cheng and Junchi Yan. 2021. On joint learning for solving placement and routing in chip design. In Proceedings of the 35th Conference on Neural Information Processing Systems (NeurIPS’21). 1–12.

[10]

Renato Cordeiro de Amorim and Boris Mirkin. 2012. Minkowski metric, feature weighting and anomalous cluster initializing in K-means clustering. Pattern Recogn’ 45, 3 (2012), 1061–1075.

Digital Library

[11]

Arash Fayyazi, Soheil Shababi, Pierluigi Nuzzo, Shahin Nazarian, and Massoud Pedram. 2019. Deep learning-based circuit recognition using sparse mapping and level-dependent decaying sum circuit representations. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’19). 638–641.

[12]

Matthias Fey and Jan Eric Lenssen. 2019. Fast graph representation learning with PyTorch geometric. arXiv:1903.02428. Retrieved from https://arxiv.org/abs/1903.02428.

[13]

Xiaohan Gao, Chenhui Deng, Mingjie Liu, Zhiru Zhang, David Z. Pan, and Yibo Lin. 2021. Layout symmetry annotation for analog circuits with graph neural networks. In Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC’21). Association for Computing Machinery, New York, NY, 152–157.

Digital Library

[14]

Marco Gori, Gabriele Monfardini, and Franco Scarselli. 2005. A new model for learning in graph domains. In Proceedings of the IEEE International Joint Conference on Neural Networks, Vol. 2. 729–734.

[15]

Daniele Grattarola and Cesare Alippi. 2021. Graph neural networks in tensorflow and keras with spektral [Application Notes]. Comput. Intell. Mag. 16, 1 (2021), 99–106.

Digital Library

[16]

Aditya Grover and Jure Leskovec. 2016. Node2vec: Scalable feature learning for networks. In Proceedings of the 22nd ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD’16). Association for Computing Machinery, New York, NY, 855–864.

Digital Library

[17]

William L. Hamilton. 2020. Graph Representation Learning. Number 3. Morgan & Claypool, San Rafael, CA.

[18]

William L. Hamilton, Rex Ying, and Jure Leskovec. 2017. Inductive representation learning on large graphs. In Proceedings of the 31st International Conference on Neural Information Processing Systems (NIPS’17). Curran Associates Inc., Red Hook, NY, 1025–1035.

Digital Library

[19]

Xueting Han, Zhenhuan Huang, Bang An, and Jing Bai. 2021. Adaptive transfer learning on graph neural networks. In Proceedings of the 27th ACM SIGKDD Conference on Knowledge Discovery and Data Mining (KDD’21). Association for Computing Machinery, New York, NY, 565–574.

Digital Library

[20]

Sara Hashemi, C.-T. Ho, Andrew B. Kahng, H.-Y. Liu, and Sherief Reda. 2018. METRICS 2.0: A Machine-learning Based Optimization System for IC Design. In Workshop on Open-Source EDA Technology. Computer Science, 1–4.

[21]

Kaiming He, Xiangyu Zhang, Shaoqing Ren, and Jian Sun. 2016. Deep residual learning for image recognition. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR’16). 770–778.

[22]

Zhuolun He, Ziyi Wang, Chen Bail, Haoyu Yang, and Bei Yu. 2021. Graph learning-based arithmetic block identification. In Proceedings of the IEEE/ACM International Conference On Computer Aided Design (ICCAD’21). 1–8.

Digital Library

[23]

Guyue Huang, Jingbo Hu, Yifan He, Jialong Liu, Mingyuan Ma, Zhaoyang Shen, Juejian Wu, Yuanfan Xu, Hengrui Zhang, Kai Zhong, Xuefei Ning, Yuzhe Ma, Haoyu Yang, Bei Yu, Huazhong Yang, and Yu Wang. 2021. Machine learning for electronic design automation: A survey. ACM Trans. Des. Autom. Electr. Syst. 26, 5, Article 40 (2021), 46 pages.

Digital Library

[24]

Michael Kampffmeyer, Yinbo Chen, Xiaodan Liang, Hao Wang, Yujia Zhang, and Eric P. Xing. 2019. Rethinking knowledge graph propagation for zero-shot learning. In Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR’19). 11479–11488.

[25]

Brucek Khailany, Haoxing Ren, Steve Dai, Saad Godil, Ben Keller, Robert Kirby, Alicia Klinefelter, Rangharajan Venkatesan, Yanqing Zhang, Bryan Catanzaro, and William J. Dally. 2020. Accelerating chip design with machine learning. IEEE Micro 40, 6 (2020), 23–32.

[26]

Thomas N. Kipf. 2020. Deep Learning with Graph-Structured Representations. Ph. D. Dissertation. University of Amsterdam.

[27]

Thomas N. Kipf and Welling Max. 2017. Semi-supervised classification with graph convolutional networks. In Proceedings of the International Conference on Learning Representations (ICLR’17). 1–14.

[28]

Thomas N. Kipf and Max Welling. 2016. Variational graph auto-encoders. arXiv:1611.07308 [cs.CL]. Retrieved from https://arxiv.org/abs/1611.07308.

[29]

Robert Kirby, Saad Godil, Rajarshi Roy, and Bryan Catanzaro. 2019. CongestionNet: Routing congestion prediction using deep graph neural networks. In Proceedings of the IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC’19). 217–222.

[30]

Kishor Kunal, Tonmoy Dhar, Meghna Madhusudan, Jitesh Poojary, Arvind Sharma, Wenbin Xu, Steven Burns, Jiang Hu, Ramesh Harjani, and Sachin Sapatnekar. 2020. GANA: Graph convolutional network based automated netlist annotation for analog circuits. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’20). IEEE, 55–60.

[31]

Kishor Kunal, Meghna Madhusudan, Arvind K. Sharma, Wenbin Xu, Steven M. Burns, Ramesh Harjani, Jiang Hu, Desmond A. Kirkpatrick, and Sachin S. Sapatnekar. 2019. INVITED: ALIGN—Open-source analog layout automation from the ground up. In Proceedings of the 56th ACM/IEEE Design Automation Conference (DAC’19). 1–4.

[32]

Yaguang Li, Yishuang Lin, Meghna Madhusudan, Arvind Sharma, Wenbin Xu, Sachin S. Sapatnekar, Ramesh Harjani, and Jiang Hu. 2020. A customized graph neural network model for guiding analog IC placement. In Proceedings of the 39th International Conference on Computer-Aided Design (ICCAD’20). Association for Computing Machinery, New York, NY, Article 135, 9 pages.

Digital Library

[33]

Zhao Li, Xin Shen, Yuhang Jiao, Xuming Pan, Pengcheng Zou, Xianling Meng, Chengwei Yao, and Jiajun Bu. 2020. Hierarchical bipartite graph neural networks: Towards large-scale E-commerce applications. In Proceedings of the IEEE 36th International Conference on Data Engineering (ICDE’20). 1677–1688.

[34]

Zhouhan Lin, Minwei Feng, Cicero Nogueira dos Santos, Mo Yu, Bing Xiang, Bowen Zhou, and Yoshua Bengio. 2017. A structured self-attentive sentence embedding. arxiv:1703.03130 [cs.CL]. Retrieved from https://arxiv.org/abs/1703.03130.

[35]

Mingjie Liu, Walker J. Turner, George F. Kokai, Brucek Khailany, David Z. Pan, and Haoxing Ren. 2021. Parasitic-aware analog circuit sizing with graph neural networks and bayesian optimization. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE’21). 1372–1377.

[36]

László Lovász. 1993. Random walks on graphs: A survey. In Combinatorics, Paul Erdõs is Eighty, Bolyai Society Mathematical Studies, Vol. 2, 1–46.

[37]

Yi-Chen Lu, Siddhartha Nath, Vishal Khandelwal, and Sung Kyu Lim. 2021. Doomed run prediction in physical design by exploiting sequential flow and graph learning. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD’21). 1–9.

Digital Library

[38]

Yi-Chen Lu, Sai Pentapati, and Sung K. Lim. 2020. VLSI Placement Optimization using Graph Neural Networks. In Proceedings of the 34th Conference on Neural Information Processing Systems (NeurIPS’20) Workshop on ML for Systems. Computer Science, 1–5.

[39]

Yi-Chen Lu, Sai Pentapati, and Sung K. Lim. 2021. The law of attraction: Affinity-aware placement optimization using graph neural networks. In Proceedings of the International Symposium on Physical Design. 7–14.

Digital Library

[40]

Yao Ma, Ziyi Guo, Zhaocun Ren, Jiliang Tang, and Dawei Yin. 2020. Streaming Graph Neural Networks. Association for Computing Machinery, New York, NY, 719–728.

Digital Library

[41]

Yuzhe Ma, Zhuolun He, Wei Li, Lu Zhang, and Bei Yu. 2020. Understanding Graphs in EDA: From Shallow to Deep Learning. In Proceedings of the International Symposium on Physical Design. Association for Computing Machinery, New York, NY, 119–126.

Digital Library

[42]

Yuzhe Ma, Haoxing Ren, Brucek Khailany, Harbinder Sikka, Lijuan Luo, Karthikeyan Natarajan, and Bei Yu. 2019. High performance graph convolutional networks with applications in testability analysis. In Proceedings of the 56th Annual Design Automation Conference (DAC’19). Association for Computing Machinery, New York, NY, 1–6.

Digital Library

[43]

Ian McLoughlin. 2011. Reverse engineering of embedded consumer electronic systems. In Proceedings of the IEEE 15th International Symposium on Consumer Electronics (ISCE’11). IEEE, 352–356.

[44]

Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nazi, Jiwoo Pak, Andy Tong, Kavya Srinivasa, William Hang, Emre Tuncer, Quoc V. Le, James Laudon, Richard Ho, Roger Carpenter, and Jeff Dean. 2021. A graph placement methodology for fast chip design. Nature 594, 7862 (2021), 207–212.

[45]

Bryan Perozzi, Rami Al-Rfou, and Steven Skiena. 2014. DeepWalk: Online learning of social representations. In Proceedings of the 20th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD’14). Association for Computing Machinery, New York, NY, 701–710.

Digital Library

[46]

Haoxing Ren, George F. Kokai, Walker J. Turner, and Ting-Sheng Ku. 2020. ParaGraph: Layout parasitics and device parameter prediction using graph neural networks. In Proceedings of the 57th ACM/EDAC/IEEE Design Automation Conference (DAC’20). IEEE.

[47]

Husni Habal Rituj Patel and Venkat Reddy. 2021. Machine learning based structure recognition in analog schematics for constraints generation. In Proceedings of the Design and Verification Conference and Exhibition Europe (DVCON’21). 1–8.

[48]

Yu Rong, Tingyang Xu, Junzhou Huang, Wenbing Huang, Hong Cheng, Yao Ma, Yiqi Wang, Tyler Derr, Lingfei Wu, and Tengfei Ma. 2020. Deep graph learning: Foundations, advances and applications. In Proceedings of the 26th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD’20). Association for Computing Machinery, New York, NY, 3555–3556.

Digital Library

[49]

Kannan Sankaragomathi, Tony Cai, and Qingwei Zeng. 2021. A Comparative Study of Reinforcement Learning Techniques for Analog Electronic Design Automation. Technical Report. Stanford University CS229.

[50]

Franco Scarselli, Marco Gori, Ah Chung Tsoi, Markus Hagenbuchner, and Gabriele Monfardini. 2009. The Graph Neural Network Model. IEEE Trans. Neural Netw. 20, 1 (2009), 61–80.

Digital Library

[51]

Johannes Schreiner, Rainer Findenigy, and Wolfgang Ecker. 2016. Design centric modeling of digital hardware. In Proceedings of the IEEE International High Level Design Validation and Test Workshop (HLDVT’16). IEEE, 46–52.

[52]

Lorenzo Servadei, Jin Hwa Lee, José A. Arjona Medina, Michael Werner, Sepp Hochreiter, Wolfgang Ecker, and Robert Wille. 2022. Deep reinforcement learning for optimization at early design stages. IEEE Des. Test (2022), 1–7.

[53]

Lorenzo Servadei, Edoardo Mosca, Elena Zennaro, Keerthikumara Devarajegowda, Michael Werner, Wolfgang Ecker, and Robert Wille. 2020. Accurate cost estimation of memory systems utilizing machine learning and solutions from computer vision for design automation. IEEE Trans. Comput. 69, 6 (2020), 856–867.

[54]

Daniela Sánchez Lopera, Lorenzo Servadei, Gamze Naz Kiprit, Souvik Hazra, Robert Wille, and Wolfgang Ecker. 2021. A survey of graph neural networks for electronic design automation. In Proceedings of the ACM/IEEE 3rd Workshop on Machine Learning for CAD (MLCAD’21). 1–6.

[55]

Ecenur Ustun, Chenhui Deng, Debjit Pal, Zhijing Li, and Zhiru Zhang. 2020. Accurate operation delay prediction for FPGA HLS using graph neural networks. In Proceedings of the 39th International Conference on Computer-Aided Design (ICCAD’20). Association for Computing Machinery, New York, NY.

Digital Library

[56]

Laurens van der Maaten and Geoffrey E. Hinton. 2008. Visualizing data using t-SNE. J. Mach. Learn. Res. 9 (2008), 2579–2605.

[57]

Petar Veličković, Guillem Cucurull, Arantxa Casanova, Adriana Romero, Pietro Liò, and Yoshua Bengio. 2018. Graph Attention Networks. In Proceedings of the International Conference on Learning Representations (ICLR’18). 1–12.

[58]

Lilapati Waikhom and Ripon Patgiri. 2021. Graph neural networks: Methods, applications, and opportunities. arXiv:2108.10733. Retrieved from https://arxiv.org/abs/2108.10733.

[59]

Hanrui Wang, Kuan Wang, Jiacheng Yang, Linxiao Shen, Nan Sun, Hae-Seung Lee, and Song Han. 2020. GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In Proceedings of the 57th ACM/IEEE Design Automation Conference (DAC’20). IEEE, 1–6.

[60]

Zonghan Wu, Shirui Pan, Fengwen Chen, Guodong Long, Chengqi Zhang, and Philip S. Yu. 2021. A Comprehensive Survey on Graph Neural Networks. IEEE Trans. Neural Netw. Learn. Syst. 32, 1 (2021), 4–24.

[61]

Zhiyao Xie, Rongjian Liang, Xiaoqing Xu, Jiang Hu, Yixiao Duan, and Yiran Chen. 2021. Net2: A graph attention network method customized for pre-p net length estimation. In Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASPDAC’21). Association for Computing Machinery, New York, NY, 671–677.

Digital Library

[62]

Keyulu Xu, Weihua Hu, Jure Leskovec, and Stefanie Jegelka. 2018. How powerful are graph neural networks? arXiv:1810.00826. Retrieved from https://arxiv.org/abs/1810.00826.

[63]

Sijie Yan, Yuanjun Xiong, and Dahua Lin. 2018. Spatial temporal graph convolutional networks for skeleton-based action recognition. arXiv:1801.07455. Retrieved from https://arxiv.org/abs/1801.07455.

[64]

Rex Ying, Ruining He, Kaifeng Chen, Pong Eksombatchai, William L. Hamilton, and Jure Leskovec. 2018. Graph convolutional neural networks for web-scale recommender systems. In Proceedings of the 24th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD’18). Association for Computing Machinery, New York, NY, 974–983.

Digital Library

[65]

Jiaxuan You, Bowen Liu, Zhitao Ying, Vijay Pande, and Jure Leskovec. 2018. Graph convolutional policy network for goal-directed molecular graph generation. In Advances in Neural Information Processing Systems (NIPS), Vol. 31. Curran Associates, Inc., Red Hook, NY, 6410–6421.

[66]

Bing Yu, Haoteng Yin, and Zhanxing Zhu. 2018. Spatio-temporal graph convolutional networks: A deep learning framework for traffic forecasting. In Proceedings of the 27th International Joint Conference on Artificial Intelligence (IJCAI’18). International Joint Conferences on Artificial Intelligence Organization, 3634–3640.

[67]

Hanqing Zeng, Hongkuan Zhou, Ajitesh Srivastava, Rajgopal Kannan, and Viktor Prasanna. 2020. GraphSAINT: Graph sampling based inductive learning method. In Proceedings of the International Conference on Learning Representations (ICLR’20). 1–19.

[68]

Chuxu Zhang, Dongjin Song, Chao Huang, Ananthram Swami, and Nitesh V. Chawla. 2019. Heterogeneous graph neural network. In Proceedings of the 25th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining (KDD’19). Association for Computing Machinery, New York, NY, 793–803.

Digital Library

[69]

Guo Zhang, Hao He, and Dina Katabi. 2019. Circuit-GNN: Graph neural networks for distributed circuit design. In Proceedings of the 36th International Conference on Machine Learning(Proceedings of Machine Learning Research, Vol. 97). PMLR, 7364–7373.

[70]

Ruochi Zhang, Yuesong Zou, and Jian Ma. 2020. Hyper-SAGNN: A self-attention based graph neural network for hypergraphs. In Proceedings of the International Conference on Learning Representations (ICLR’20). 1–7.

[71]

Yanqing Zhang, Haoxing Ren, and Brucek Khailany. 2020. GRANNITE: Graph neural network inference for transferable power estimation. In Proceedings of the 57th ACM/IEEE Design Automation Conference (DAC). IEEE, San Francisco, CA, USA, 1–6.

[72]

Jie Zhou, Ganqu Cui, Shengding Hu, et al. 2021. Graph neural networks: A review of methods and applications. arxiv:1812.08434 [cs.LG]. Retrieved from https://arxiv.org/abs/1812.08434.

Cited By

Chen PNiu DJin ZSun CLi QYan H(2024)TSA-TICER: A Two-Stage TICER Acceleration Framework for Model Order Reduction2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546520(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546520
Liu LYang FShang LZeng X(2024)GNN-Cap: Chip-Scale Interconnect Capacitance Extraction Using Graph Neural NetworkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.333194243:4(1206-1217)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1109/TCAD.2023.3331942
Zhu HChen X(2024)A survey of Reinforcement Learning for Electronic Design Automation2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617712(717-721)Online publication date: 10-May-2024
https://doi.org/10.1109/ISEDA62518.2024.10617712
Show More Cited By

Index Terms

A Comprehensive Survey on Electronic Design Automation and Graph Neural Networks: Theory and Applications

Recommendations

Neural Pooling for Graph Neural Networks
Pattern Recognition and Machine Intelligence
Abstract
Tasks such as graph classification, require graph pooling to learn graph-level representations from constituent node representations. In this work, we propose two novel methods using fully connected neural network layers for graph pooling, namely ...
Machine Learning for Electronic Design Automation: A Survey
With the down-scaling of CMOS technology, the design complexity of very large-scale integrated is increasing. Although the application of machine learning (ML) techniques in electronic design automation (EDA) can trace its history back to the 1990s, the ...
On Graph Learning with Neural Networks
Machine Learning, Optimization, and Data Science
Abstract
Graphs are ideal for modeling natural systems where relations may be intrinsic among data objects. With massive data available, learning graph models from data has become potentially feasible as well as necessary. Yet from the traditional machine ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 28, Issue 2

March 2023

409 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3573314

Editor:
X. Sharon Hu
University of Notre Dame, USA

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 21 February 2023

Online AM: 14 June 2022

Accepted: 27 May 2022

Revised: 16 May 2022

Received: 10 March 2022

Published in TODAES Volume 28, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Survey

Funding Sources

German Federal Ministry for Economic Affairs and Energy (BMWi)

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
3,332
Total Downloads

Downloads (Last 12 months)1,504
Downloads (Last 6 weeks)210

Reflects downloads up to 25 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Chen PNiu DJin ZSun CLi QYan H(2024)TSA-TICER: A Two-Stage TICER Acceleration Framework for Model Order Reduction2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE58400.2024.10546520(1-6)Online publication date: 25-Mar-2024
https://doi.org/10.23919/DATE58400.2024.10546520
Liu LYang FShang LZeng X(2024)GNN-Cap: Chip-Scale Interconnect Capacitance Extraction Using Graph Neural NetworkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.333194243:4(1206-1217)Online publication date: 1-Apr-2024
https://dl.acm.org/doi/10.1109/TCAD.2023.3331942
Zhu HChen X(2024)A survey of Reinforcement Learning for Electronic Design Automation2024 2nd International Symposium of Electronics Design Automation (ISEDA)10.1109/ISEDA62518.2024.10617712(717-721)Online publication date: 10-May-2024
https://doi.org/10.1109/ISEDA62518.2024.10617712
He GDing WYe YCheng XSong QCao PKim T(2024)An Optimization-Aware Pre-Routing Timing Prediction Framework Based on Heterogeneous Graph LearningProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473937(177-182)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473937
Yamakaji YShouno HFukushima K(2024)Circuit2Graph: Diodes as Asymmetric Directional NodesIEEE Access10.1109/ACCESS.2024.349691712(168963-168974)Online publication date: 2024
https://doi.org/10.1109/ACCESS.2024.3496917
Chien ELi MAportela ADing KJia SMaji SZhao ZDuarte JFung VHao CLuo YMilenkovic OPan DSegarra SLi P(2024)Opportunities and challenges of graph neural networks in electrical engineeringNature Reviews Electrical Engineering10.1038/s44287-024-00076-z1:8(529-546)Online publication date: 5-Aug-2024
https://doi.org/10.1038/s44287-024-00076-z
Wang YHou WSheng NZhao ZLiu JHuang LWang J(2024)Graph pooling in graph neural networks: methods and their applications in omics studiesArtificial Intelligence Review10.1007/s10462-024-10918-957:11Online publication date: 16-Sep-2024
https://doi.org/10.1007/s10462-024-10918-9
Alcorta Lozano EGerstlauer ADeng CSun QZhang ZXu CWills LSanchez Lopera DEcker WGarg SHu JAl Faruque MHu X(2023)Special Session: Machine Learning for Embedded System DesignProceedings of the 2023 International Conference on Hardware/Software Codesign and System Synthesis10.1145/3607888.3608962(28-37)Online publication date: 17-Sep-2023
https://dl.acm.org/doi/10.1145/3607888.3608962
Li YXue CZargari FLi Y(2023)From Graph Theory to Graph Neural Networks (GNNs): The Opportunities of GNNs in Power ElectronicsIEEE Access10.1109/ACCESS.2023.334579511(145067-145084)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3345795
Guo WZhen HLi XLuo WYuan MJin YYan J(2023)Machine Learning Methods in Solving the Boolean Satisfiability ProblemMachine Intelligence Research10.1007/s11633-022-1396-220:5(640-655)Online publication date: 1-Jun-2023
https://doi.org/10.1007/s11633-022-1396-2

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Full Text

View this article in Full Text.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View full text|Download PDF

View Issue’s Table of Contents