research-article

HyperParser: A High-Performance Parser Architecture for Next Generation Programmable Switch and SmartNIC

Authors:

Jinjian HuangAuthors Info & Claims

APNet '21: Proceedings of the 5th Asia-Pacific Workshop on Networking

Pages 50 - 56

https://doi.org/10.1145/3469393.3469399

Published: 01 February 2022 Publication History

Abstract

Programmable switches and SmartNICs motivate the programmable network. ASIC is adopted in programmable switches to achieve high throughput, and FPGA-based SmartNIC is becoming increasingly popular. The programmable parser is a key element in programmable switches and SmartNICs, which can identify the protocol types and extract the relevant fields. The programmable parser for the next generation programmable switches and SmartNICs requires a significant improvement in PPAL (performance, power, area, and latency), which is quite challenging. According to the Ethernet roadmap, 800 Gbps and 1.6 Tbps are expected to be the future switch interface speeds after 2022, which leads to higher throughput of the parser. Meanwhile, the end of Dennard scaling and the slowdown of Moore’s Law result in limited power and area. Besides, the need for low-latency and low-jitter operations at the datacenter scale continues to grow.

Aforementioned requirements on PPAL inspire us to propose HyperParser, a high-performance parser architecture for next generation programmable switches and FPGA-based SmartNICs. The key innovation of HyperParser is the adoption of the butterfly network, which is widely used in cryptographic circuits. HyperParser supports ASIC and FPGA implementations, with low and deterministic latency. The PPAL of the ASIC implementation are 3.2-6.8 Tbps, 0.55 W, 2M gates, and 11.7 ns, and the PPAL of the FPGA implementation are 1.3-2.8 Tbps, 16.2 W, 43K LUTs, and 40 ns. The source code of HyperParser has been released on Github.

References

[1]

Pavel Benácek, Viktor Pu, and Hana Kubátová. 2016. P4-to-vhdl: Automatic generation of 100 gbps packet parsers. In 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 148–155.

[2]

Patrick Bosshart. 2018. Programmable Forwarding Planes at Terabit/s Speeds. In 2018 IEEE Hot Chips 30 Symposium (HCS). IEEE.

[3]

Pat Bosshart, Glen Gibb, Hun-Seok Kim, George Varghese, Nick McKeown, Martin Izzard, Fernando Mujica, and Mark Horowitz. 2013. Forwarding metamorphosis: Fast programmable match-action processing in hardware for SDN. ACM SIGCOMM Computer Communication Review 43, 4 (2013), 99–110.

Digital Library

[4]

Jakub Cabal, Pavel Benáček, Lukáš Kekely, Michal Kekely, Viktor Puš, and Jan Kořenek. 2018. Configurable FPGA packet parser for terabit networks with guaranteed wire-speed throughput. In Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. IEEE, 249–258.

Digital Library

[5]

Adrian Caulfield, Paolo Costa, and Monia Ghobadi. 2018. Beyond SmartNICs: Towards a fully programmable cloud. In 2018 IEEE 19th International Conference on High Performance Switching and Routing (HPSR). IEEE, 1–6.

[6]

Hadi Esmaeilzadeh, Emily Blem, Renee St Amant, Karthikeyan Sankaralingam, and Doug Burger. 2011. Dark silicon and the end of multicore scaling. In 2011 38th Annual international symposium on computer architecture (ISCA). IEEE, 365–376.

Digital Library

[7]

Saeed Fathololoumi, David Hui, Susheel Jadhav, Jian Chen, Kimchau Nguyen, MN Sakib, Z Li, Hari Mahalingam, Siamak Amiralizadeh, Nelson N Tang, 2021. 1.6 Tbps Silicon Photonics Integrated Circuit and 800 Gbps Photonic Engine for Switch Co-Packaging Demonstration. Journal of Lightwave Technology 39, 4 (2021), 1155–1161.

[8]

Daniel Firestone, Andrew Putnam, Sambhrama Mundkur, Derek Chiou, Alireza Dabagh, Mike Andrewartha, Hari Angepat, Vivek Bhanu, Adrian Caulfield, Eric Chung, 2018. Azure accelerated networking: Smartnics in the public cloud. In 15th {USENIX} Symposium on Networked Systems Design and Implementation ({NSDI} 18). USENIX Association, 51–66.

[9]

Thilan Ganegedara and Viktor K Prasanna. 2012. StrideBV: Single chip 400G+ packet classification. In 2012 IEEE 13th International Conference on High Performance Switching and Routing. IEEE, 1–6.

[10]

Glen Gibb, George Varghese, Mark Horowitz, and Nick McKeown. 2013. Design principles for packet parsers. In Architectures for Networking and Communications Systems. IEEE, 13–24.

[11]

Tao Gui, Xuefeng Wang, Ming Tang, Yi Yu, Yanzhao Lu, and Liangchuan Li. 2021. Real-Time Demonstration of Homodyne Coherent Bidirectional Transmission for Next-Generation Data Center Interconnects. Journal of Lightwave Technology 39, 4 (2021), 1231–1238.

[12]

John L Hennessy and David A Patterson. 2019. A new golden age for computer architecture. Commun. ACM 62, 2 (2019), 48–60.

Digital Library

[13]

Yedidya Hilewitz. 2008. Advanced bit manipulation instructions: architecture, implementation and applications. Princeton University.

[14]

Yedidya Hilewitz and Ruby B Lee. 2008. Fast bit gather, bit scatter and bit permutation instructions for commodity microprocessors. Journal of Signal Processing Systems 53, 1 (2008), 145–169.

Digital Library

[15]

Stephen Ibanez, Gordon Brebner, Nick McKeown, and Noa Zilberman. 2019. The p4-> netfpga workflow for line-rate packet processing. In Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM Press, 1–9.

Digital Library

[16]

Xin Jin, Xiaozhou Li, Haoyu Zhang, Robert Soulé, Jeongkeun Lee, Nate Foster, Changhoon Kim, and Ion Stoica. 2017. Netcache: Balancing key-value stores with fast in-network caching. In Proceedings of the 26th Symposium on Operating Systems Principles. 121–136.

Digital Library

[17]

Gautam Kumar, Nandita Dukkipati, Keon Jang, Hassan MG Wassel, Xian Wu, Behnam Montazeri, Yaogong Wang, Kevin Springborn, Christopher Alfeld, Michael Ryan, 2020. Swift: Delay is simple and effective for congestion control in the datacenter. In Proceedings of the Annual conference of the ACM Special Interest Group on Data Communication on the applications, technologies, architectures, and protocols for computer communication. 514–528.

Digital Library

[18]

Yuliang Li, Rui Miao, Hongqiang Harry Liu, Yan Zhuang, Fei Feng, Lingbo Tang, Zheng Cao, Ming Zhang, Frank Kelly, Mohammad Alizadeh, 2019. HPCC: high precision congestion control. In Proceedings of the ACM Special Interest Group on Data Communication. 44–58.

Digital Library

[19]

Jiaxin Lin, Kiran Patel, Brent E. Stephens, Anirudh Sivaraman, and Aditya Akella. 2020. PANIC: A High-Performance Programmable NIC for Multi-tenant Networks. In 14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20). USENIX Association, 243–259.

[20]

Huan Liu, Zhiliang Qiu, Weitao Pan, Jun Li, Ling Zheng, and Ya Gao. 2020. Low-Cost and Programmable CRC Implementation based on FPGA. IEEE Transactions on Circuits and Systems II: Express Briefs 68, 1(2020), 211–215.

[21]

Rui Miao, Hongyi Zeng, Changhoon Kim, Jeongkeun Lee, and Minlan Yu. 2017. Silkroad: Making stateful layer-4 load balancing fast and cheap using switching asics. In Proceedings of the Conference of the ACM Special Interest Group on Data Communication. 15–28.

Digital Library

[22]

Péter Orosz, Tamás Tóthfalusi, and Pál Varga. 2018. FPGA-assisted DPI systems: 100 Gbit/s and beyond. IEEE Communications Surveys & Tutorials 21, 2 (2018), 2015–2040.

[23]

Pedro Reviriego, Anees Ullah, and Salvatore Pontarelli. 2019. PR-TCAM: Efficient TCAM emulation on xilinx FPGAs using partial reconfiguration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27, 8(2019), 1952–1956.

Digital Library

[24]

Jeferson Santiago da Silva, François-Raymond Boyer, and JM Pierre Langlois. 2018. P4-compatible high-level synthesis of low latency 100 Gb/s streaming packet parsers in FPGAs. In Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 147–152.

Digital Library

[25]

Anirudh Sivaraman, Thomas Mason, Aurojit Panda, Ravi Netravali, and Sai Anirudh Kondaveeti. 2020. Network architecture in the age of programmability. ACM SIGCOMM Computer Communication Review 50, 1 (2020), 38–44.

Digital Library

[26]

Noa Zilberman, Gabi Bracha, and Golan Schzukin. 2019. Stardust: Divide and Conquer in the Data Center Network. In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19). USENIX Association, Boston, MA, 141–160.

[27]

Hesam Zolfaghari. 2020. Flexible Low-Area Hardware Architectures for Packet Processing in Software-Defined Networks. (2020).

[28]

Hesam Zolfaghari, Davide Rossi, Walter Cerroni, Hayate Okuhara, Carla Raffaelli, and Jari Nurmi. 2020. Flexible software-defined packet processing using low-area hardware. IEEE Access 8(2020), 98929–98945.

Cited By

Sun YGuo Z(2023)The Design of a Dynamic Configurable Packet Parser Based on FPGAMicromachines10.3390/mi1408156014:8(1560)Online publication date: 5-Aug-2023
https://doi.org/10.3390/mi14081560
Wang KGuo ZSong MSha M(2022)100 Gbps Dynamic Extensible Protocol Parser Based on an FPGAElectronics10.3390/electronics1109150111:9(1501)Online publication date: 7-May-2022
https://doi.org/10.3390/electronics11091501

Index Terms

HyperParser: A High-Performance Parser Architecture for Next Generation Programmable Switch and SmartNIC

Index terms have been assigned to the content through auto-classification.

Recommendations

Reconfigurable content-based router using hardware-accelerated language parser

This article presents a dense logic design for matching multiple regular expressions with a field programmable gate array (FPGA) at 10+ Gbps. It leverages on the design techniques that enforce the shortest critical path on most FPGA architectures while ...
A PLD Architecture for High Performance Computing
IWIA '08: Proceedings of the 2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems

In recent years, Field Programmable Gate Arrays (FPGAs) have been used for High Performance Computing (HPC). Because there is a significantly difference between configuration speed of FPGA and execution speed of Central Processing Unit (CPU), the ...
Network-on-Chip Programmable Platform in Versal^TM ACAP Architecture
FPGA '19: Proceedings of the 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

This paper outlines the Network-on-Chip (NoC) on Xilinx's next generation Versal-architecture. It is a hardened NoC that is present in Xilinx's next-generation 7nm architecture devices. These devices include many other new hardened features that make up ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Other conferences

APNet '21: Proceedings of the 5th Asia-Pacific Workshop on Networking

June 2021

79 pages

ISBN:9781450385879

DOI:10.1145/3469393

Copyright © 2021 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 February 2022

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Conference

APNet 2021

APNet 2021: 5th Asia-Pacific Workshop on Networking

June 24 - 25, 2021

Shenzhen, China, China

Acceptance Rates

Overall Acceptance Rate 50 of 118 submissions, 42%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
169
Total Downloads

Downloads (Last 12 months)42
Downloads (Last 6 weeks)7

Reflects downloads up to 20 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Sun YGuo Z(2023)The Design of a Dynamic Configurable Packet Parser Based on FPGAMicromachines10.3390/mi1408156014:8(1560)Online publication date: 5-Aug-2023
https://doi.org/10.3390/mi14081560
Wang KGuo ZSong MSha M(2022)100 Gbps Dynamic Extensible Protocol Parser Based on an FPGAElectronics10.3390/electronics1109150111:9(1501)Online publication date: 7-May-2022
https://doi.org/10.3390/electronics11091501

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

HTML Format

View this article in HTML Format.

Media

Figures

Other

Tables

View Table of Contents