research-article

Framework for Rapid Performance Estimation of Embedded Soft Core Processors

Authors:

Deshya Wijesundera,

Thambipillai Srikanthan,

Achintha IhalageAuthors Info & Claims

ACM Transactions on Reconfigurable Technology and Systems (TRETS), Volume 11, Issue 2

Article No.: 9, Pages 1 - 21

https://doi.org/10.1145/3195801

Published: 26 July 2018 Publication History

Abstract

The large number of embedded soft core processors available today make it tedious and time consuming to select the best processor for a given application. This task is even more challenging due to the numerous configuration options available for a single soft core processor while optimizing for contradicting design requirements such as performance and area. In this article, we propose a generic framework for rapid performance estimation of applications on soft core processors. The proposed technique is scalable to the large number of configuration options available in modern soft core processors by relying on rapid and accurate estimation models instead of time-consuming FPGA synthesis and execution-based techniques. Experimental results on two leading commercial soft core processors executing applications from the widely used CHStone benchmark suite show an average error of less than 6% while running in the order of minutes when compared to hours taken by synthesis-based techniques.

References

[1]

Altera. 2005. Stratix II vs. Virtex-4 Density Comparison. Retrieved April 2, 2018, from https://www.altera.com/en_US/pdfs/literature/wp/wpstxiixlnx.pdf.

[2]

Altera. 2016. Cyclone V Device Overview. Retrieved April 2, 2018, from https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/cyclone-v/cv_51001.pdf.

[3]

Sven-Ake Andersson. 2013. Four Soft-Core Processors for Embedded Systems. Retrieved April 2, 2018, from http://www.eetimes.com/document.asp?doc_id=1280290.

[4]

Yan Lin Aung. 2015. Rapid Design Exploration Framework for Realizing Custom Computing Systems on FPGAs. Ph.D. Dissertation. Nanyang Technological University.

[5]

Yan Ling Aung, Siew-Kei Lam, and Thambipillai Srikanthan. 2011. Compiler-assisted technique for rapid performance estimation of FPGA-based processors. In Proceedings of the 2011 IEEE International SOC Conference. 341--346.

[6]

Todd Austin, Eric Larson, and Dan Ernst. 2002. SimpleScalar: An infrastructure for computer system modeling. Computer 35, 2, 59--67.

Digital Library

[7]

Rodolfo Azevedo, Sandro Rigo, Marcus Bartholomeu, Guido Araujo, Cristiano Araujo, and Edna Barros. 2005. The ArchC architecture description language and tools. Int. J. Parallel Program. 33, 5, 453--484.

Digital Library

[8]

Brian Bailey. 2008. System Level Virtual Prototyping Becomes a Reality With OVP Donation From Imperas. Technical Report. Retrieved April 2, 2018, from http://www.ovpworld.org/documents/BrianBaileyWhitePaper_SLVP_and_OVP.pdf.

[9]

Nathan Binkert, Bradford Beckmann, Gabriel Black, Steven K. Reinhardt, Ali Saidi, Arkaprava Basu, Joel Hestness, Derek R. Hower, Tushar Krishna, Somayeh Sardashti, Rathijit Sen, Korey Sewell, Muhammad Shoaib, Nilay Vaish, Mark D. Hill, and David A. Wood. 2011. The gem5 simulator. SIGARCH Comput. Archit. News 39, 2, 1--7.

Digital Library

[10]

Aimen Bouchhima, Patrice Gerin, and Frederic Petrot. 2009. Automatic instrumentation of embedded software for high level hardware/software co-simulation. In Proceedings of the 2009 Asia and South Pacific Design Automation Conference. 546--551.

Digital Library

[11]

Cadence Design Systems. 2016. Virtual System Platform. Retrieved April 2, 2018, from https://www.cadence.com/content/cadence-www/global/en_US/home/tools/system-design-and-verification/software-driven-verification/virtual-system-platform.html.

[12]

Andrew Cagney. 2011. PSIM—Model of the PowerPC Architecture. Retrieved April 2, 2018, from http://www-rohan.sdsu.edu/doc/psim/.

[13]

Eric Cheung, Harry Hsieh, and Felice Balarin. 2007. Framework for fast and accurate performance simulation of multiprocessor systems. In Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop. 21--28.

Digital Library

[14]

Lei Gao, Jia Huang, Jianjiang Ceng, Rainer Leupers, Gerd Ascheid, and Heinrich Meyr. 2009. TotalProf: A fast and accurate retargetable source code profiler. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’09). ACM, New York, NY, 305--314.

Digital Library

[15]

Paolo Giusto, Grant Edmund Martin, and Ed Harcourt. 2001. Reliable estimation of execution time of embedded software. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’01). IEEE, Los Alamitos, CA, 580--589. http://dl.acm.org/citation.cfm?id=367072.367827

Digital Library

[16]

Jan Gray. 2014. The Past and Future of FPGA Soft Processors. Retrieved April 2, 2018, from http://fpga.org/wp-content/uploads/2014/12/reconfig-14-the-past-and-future-of-fpga-soft-processors.pdf.

[17]

Yuko Hara, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada, and Katsuya Ishii. 2008. CHStone: A benchmark program suite for practical C-based high-level synthesis. In Proceedings of the 2008 IEEE International Symposium on Circuits and Systems. 1192--1195.

[18]

Yonghyun Hwang, Samar Abdi, and Daniel Gajski. 2008. Cycle-approximate retargetable performance estimation at the transaction level. In Proceedings of the Conference on Design, Automation, and Test in Europe. 3--8.

Digital Library

[19]

Imperas Software Ltd. 2016. Why Use Virtual Platforms? Retrieved April 2, 2018, from http://www.imperas.com/why-use-virtual-platforms.

[20]

Intel. 2017. Intel FPGAs. Retrieved April 2, 2018, from https://www.altera.com/products/fpga/overview.html.

[21]

Rui Jia, Colin Yu Lin, Zhenhong Guo, Rui Chen, Fei Wang, Tongqiang Gao, and Haigang Yang. 2014. A survey of open source processors for FPGAs. In Proceedings of the 2014 24th International Conference on Field Programmable Logic and Applications (FPL’14). 1--6.

[22]

Marco Lattuada and Fabrizio Ferrandi. 2010. Performance modeling of embedded applications with zero architectural knowledge. In Proceedings of the 8th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES/ISSS’10). ACM, New York, NY, 277--286.

Digital Library

[23]

Bryan Lewis and Ganesh Ramamoorthy. 2011. Market Trends: ASIC Design Starts. Retrieved April 2, 2018, from https://www.gartner.com/doc/1934119/market-trends-worldwide-asic-assp.

[24]

LLVM. 2017a. LLVM Language Reference Manual. Retrieved April 2, 2018, from https://llvm.org/docs/LangRef.html.

[25]

LLVM. 2017b. The LLVM Compiler Infrastructure. Retrieved April 2, 2018, from https://llvm.org/.

[26]

Trevor Meyerowitz, Alberto Sangiovanni-Vincentelli, Mirko Sauermann, and Dominik Langen. 2008. Source-level timing annotation and simulation for a heterogeneous multiprocessor. In Proceedings of the Conference on Design, Automation, and Test in Europe. 276--279.

Digital Library

[27]

Marcio Seiji Oyamada, Felipe Zschornack, and Flávio Rech Wagner. 2008. Applying neural networks to performance estimation of embedded software. J. Syst. Arch. 54, 1--2, 224--240.

Digital Library

[28]

Rajendra Patel and Arvind Rajawat. 2013. Recent trends in embedded system software performance estimation. Des. Autom. Embedded Syst. 17, 1, 193--213.

Digital Library

[29]

Petr Pfeifer, Zdenëk Plva, Mario Schölzel, Tobias Koal, and Heinrich T. Vierhaus. 2013. On performance estimation of a scalable VLIW soft-core on ALTERA and XILINX FPGA platforms. In Proceedings of the 2013 International Conference on Applied Electronics. 1--4.

[30]

Adam Powell, Christos S. Bouganis, and Peter Y. K. Cheung. 2012. Early performance estimation of image compression methods on soft processors. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL’12). 587--590.

[31]

Alok Prakash, Siew-Kei Lam, Amit Kumar Singh, and Thambipillai Srikanthan. 2009. Rapid design exploration framework for application-aware customization of soft core processors. In Proceedings of the 2009 International Conference on Field Programmable Logic and Applications. 539--542.

[32]

QEMU. 2016. QEMU: The FAST&excl; Processor Emulator. Retrieved April 2, 2018, from https://www.qemu.org/.

[33]

Abhijit Ray. 2008. Methods for Rapid Selection of Processors for Constraint-Aware Embedded Systems. Ph.D. Dissertation. Nanyang Technological University.

[34]

Abhijit Ray, Thambipillai Srikanthan, and Wu Jigang. 2005. Practical techniques for performance estimation of processors. In Proceedings of the 5th International Workshop on System-on-Chip for Real-Time Applications (IWSOC’05). 308--311.

Digital Library

[35]

Jurgen Schnerr, Oliver Bringmann, Alexander Viehl, and Wolfgang Rosenstiel. 2008. High-performance timing simulation of embedded software. In Proceedings of the 2008 45th ACM/IEEE Design Automation Conference. 290--295.

Digital Library

[36]

Yakun Sophia Shao and David Brooks. 2013. ISA-independent workload characterization and its implications for specialized architectures. In Proceedings of the 2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS’13). 245--255.

[37]

David Sheldon, Rakesh Kumar, Roman Lysecky, Frank Vahid, and Dean Tullsen. 2006. Application-specific customization of parameterized FPGA soft-core processors. In Proceedings of the 2006 IEEE/ACM International Conference on Computer Aided Design. 261--268.

Digital Library

[38]

David Sheldon, Frank Vahid, and Stefano Lonardi. 2007. Soft-core processor customization using the design of experiments paradigm. In Proceedings of the 2007 Design, Automation, and Test in Europe Conference and Exhibition (DATE’07). 1--6.

Digital Library

[39]

Rehab Abdullah Shendi. 2015. Run-Time Customization of a Soft-Core CPU on an FPGA. Master’s Thesis. University of Manchester.

[40]

Synopsys. 2016. Virtual Prototyping. Retrieved April 2, 2018, from http://www.synopsys.com/prototyping/virtualprototyping/Pages/default.aspx.

[41]

Zhonglei Wang. 2010. Software Performance Estimation Methods for System-Level Design of Embedded Systems. Ph.D. Dissertation. Technical University of Munich.

[42]

Deshya Wijesundera, Alok Prakash, Siew Kei Lam, and Thambipillai Srikanthan. 2016b. Exploiting configuration dependencies for rapid area-efficient customization of soft-core processors. In Proceedings of the 19th International Workshop on Software and Compilers for Embedded Systems (SCOPES’16). ACM, New York, NY, 163--172.

Digital Library

[43]

Deshya Wijesundera, Alok Prakash, and Thambipillai Srikanthan. 2016a. Rapid design space exploration for soft core processor customization and selection. In Proceedings of the 2016 International Conference on Field Programmable Technology.

[44]

Xilinx. 2016a. 7 Series FPGAs Data Sheet: Overview. Retrieved April 2, 2018, from https://www.xilinx.com/support/documentation/data_sheets/ds180_7Series_Overview.pdf.

[45]

Xilinx. 2016b. Using the MicroBlaze Processor to Accelerate Cost-Sensitive Embedded System Development. Retrieved from https://www.xilinx.com/support/documentation/white_papers/wp469-microblaze-for-cost-sensitive-apps.pdf.

[46]

Xilinx. 2016c. QEMU. Retrieved April 2, 2018, from http://www.wiki.xilinx.com/QEMU?responseToken=08ea8bcce365b7745b5d26035259a4e85.

[47]

Xilinx. 2017. FPGAs and 3D ICs. Retrieved April 2, 2018, from https://www.xilinx.com/products/silicon-devices/fpga.html.

[48]

Cheah Hui Yan. 2016. The iDEA Architecture-Focused FPGA Soft Processor. Ph.D. Dissertation. Nanyang Technological University.

[49]

Peter Yiannacouras, J. Gregory Steffan, and Jonathan Rose. 2006. Application-specific customization of soft processor microarchitecture. In Proceedings of the 2006 ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays (FPGA’06). ACM, New York, NY, 201--210.

Digital Library

Cited By

Zhang WGoli MMahzoon ADrechsler R(2022)ANN-based Performance Estimation of Embedded Software for RISC-V Processors2022 IEEE International Workshop on Rapid System Prototyping (RSP)10.1109/RSP57251.2022.10039004(22-28)Online publication date: 13-Oct-2022
https://doi.org/10.1109/RSP57251.2022.10039004
Samsami Khodadad FNoori H(2022)Characterizing energy and performance of soft-core-based homogeneous multiprocessor systemsThe Journal of Supercomputing10.1007/s11227-021-04273-778:7(9079-9101)Online publication date: 1-May-2022
https://dl.acm.org/doi/10.1007/s11227-021-04273-7
Wijesundera DPerera TDehigama DSrikanthan T(2021)Incorporating Compiler Optimization in Software Estimation for FPGA-based Embedded Processors2021 4th International Conference on Information and Computer Technologies (ICICT)10.1109/ICICT52872.2021.00030(137-141)Online publication date: Mar-2021
https://doi.org/10.1109/ICICT52872.2021.00030
Show More Cited By

Index Terms

Framework for Rapid Performance Estimation of Embedded Soft Core Processors
1. Computer systems organization
  1. Embedded and cyber-physical systems
    1. Embedded systems

Recommendations

High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors
Special Section on FCCM 2016 and Regular Papers

Soft processors have a role to play in simplifying field-programmable gate array (FPGA) application design as they can be deployed only when needed, and it is easier to write and debug single-threaded software code than create hardware. The breadth of ...
Fine-grain performance scaling of soft vector processors
CASES '09: Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems

Embedded systems are often implemented on FPGA devices and 25% of the time include a soft processor--a processor built using the FPGA reprogrammable fabric. Because of their prevalence and flexibility, soft processors are compelling targets for ...
Performance evaluation of intel's quad core processors for embedded applications

Recently, multiprocessing is implemented using either chip multiprocessing (CMP) or Simultaneous multithreading (SMT). Multi-core processors, represent CMP processors, are widely used in desktop and server applications and are now appearing in real-time ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Reconfigurable Technology and Systems

ACM Transactions on Reconfigurable Technology and Systems Volume 11, Issue 2

June 2018

109 pages

ISSN:1936-7406

EISSN:1936-7414

DOI:10.1145/3242893

Editor:
Steve Wilton
Department of Electrical and Computer Engineering / University of British Columbia / Kaiser 4112, 5500-2332 Main Mall / Vancouver, BC V6T 1Z4 Canada

Issue’s Table of Contents

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 July 2018

Accepted: 01 March 2018

Revised: 01 January 2018

Received: 01 March 2017

Published in TRETS Volume 11, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
181
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Zhang WGoli MMahzoon ADrechsler R(2022)ANN-based Performance Estimation of Embedded Software for RISC-V Processors2022 IEEE International Workshop on Rapid System Prototyping (RSP)10.1109/RSP57251.2022.10039004(22-28)Online publication date: 13-Oct-2022
https://doi.org/10.1109/RSP57251.2022.10039004
Samsami Khodadad FNoori H(2022)Characterizing energy and performance of soft-core-based homogeneous multiprocessor systemsThe Journal of Supercomputing10.1007/s11227-021-04273-778:7(9079-9101)Online publication date: 1-May-2022
https://dl.acm.org/doi/10.1007/s11227-021-04273-7
Wijesundera DPerera TDehigama DSrikanthan T(2021)Incorporating Compiler Optimization in Software Estimation for FPGA-based Embedded Processors2021 4th International Conference on Information and Computer Technologies (ICICT)10.1109/ICICT52872.2021.00030(137-141)Online publication date: Mar-2021
https://doi.org/10.1109/ICICT52872.2021.00030
Roux BGautier MSentieys ODelahaye J(2020)Energy-driven design space exploration of tiling-based accelerators for heterogeneous multiprocessor architecturesMicroprocessors and Microsystems10.1016/j.micpro.2020.10313877(103138)Online publication date: Sep-2020
https://doi.org/10.1016/j.micpro.2020.103138
Wijesundera DShah KLiyanage KPrakash ASrikanthan TPerera T(2020)Technique for Vendor and Device Agnostic Hardware Area-Time EstimationApplied Reconfigurable Computing. Architectures, Tools, and Applications10.1007/978-3-030-44534-8_13(166-177)Online publication date: 1-Apr-2020
https://dl.acm.org/doi/10.1007/978-3-030-44534-8_13

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents