research-article

Source-level timing annotation and simulation for a heterogeneous multiprocessor

Authors:

Trevor Meyerowitz,

Alberto Sangiovanni-Vincentelli,

Mirko Sauermann,

Dominik LangenAuthors Info & Claims

DATE '08: Proceedings of the conference on Design, automation and test in Europe

Pages 276 - 279

https://doi.org/10.1145/1403375.1403442

Published: 10 March 2008 Publication History

Get Access

Abstract

A generic and retargetable tool flow is presented that enables the export of timing data from software running on a cycle-accurate Virtual Prototype (VP) to a concurrent functional simulator. First, an annotation framework takes information gathered from running an application on the VP and automatically annotates the line-level delays back to the original source code. Then, a SystemC-based timed functional simulator runs the annotated source code much faster than the VP while preserving timing accuracy. This simulator is API-compatible with the multiprocessor's operating system. Therefore, it can compile and run unmodified applications on the host PC. This flow has been implemented for MuSIC (Multiple SIMD Cores) [6], a heterogeneous multiprocessor developed at Infineon to support Software Defined Radio (SDR). When compared with an optimized cycle-accurate VP of MuSIC on a variety of tests, including a multiprocessor JPEG encoder, the accuracy is within 20%, with speedups from 10x to 1000x.

References

[1]

Open SystemC Initiative Web Site: http://www.systemc.org.

Google Scholar

[2]

Uncrustify web site: http://uncrustify.sourceforge.net/.

Google Scholar

[3]

VaST Website: http://www.vastsystems.com.

Google Scholar

[4]

F. Balarin, et. al. Hardware-software co-design of embedded systems: the Polis approach. Kluwer Academic Publishers, Boston; Dordrecht, 1997.

Digital Library

Google Scholar

[5]

J. Bammi, et. al. Software performance estimation strategies in a system-level design tool. Proc. of CODES, pages 82--6, 2000.

Digital Library

Google Scholar

[6]

H. -M. Bluethgen, et. al. A programmable baseband platform for software-defined radio. In Proceedings of SDR FORUM, 2004.

Google Scholar

[7]

M. Guthaus, et. al. Mibench: A free, commercially representative embedded benchmark suite. Proc. of the 4th Workshop on Workload Characterization, pages 3--14, 2001.

Digital Library

Google Scholar

[8]

J. M. Paul, et. al. High-level modeling and simulation of single-chip programmable heterogeneous multiprocessors. ACM Trans. Des. Autom. Electron. Syst., 10(3):431--461, 2005.

Digital Library

Google Scholar

[9]

K. Suzuki and A. Sangiovanni-Vincentelli. Efficient software performance estimation methods for hardware/software codesign. Proceedings of the DAC, pages 605--610, 1996.

Digital Library

Google Scholar

[10]

L. -C. Wu. Interactive Source-Level Debugging of Optimized Code. PhD thesis, University of Illinois at Urbana-Champaign, August 1999.

Digital Library

Google Scholar

Cited By

View all

Bouros PDasu TKanza YRenz MSacharidis D(2020)LocalRec 2019 workshop report: The Third ACM SIGSPATIAL Workshop on Location-Based Recommendations, Geosocial Networks and GeoadvertisingSIGSPATIAL Special10.1145/3383653.338366511:3(30-33)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383665
Kim JKavak HPfoser DCrooks AWenk CWise S(2020)GeoSim 2019 workshop report: The 2nd ACM SIGSPATIAL International Workshop on Geospatial SimulationSIGSPATIAL Special10.1145/3383653.338366111:3(20-22)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383661
van Kreveld MSpeckmann BStroila MTrajcevski G(2020)The 1st ACM SIGSPATIAL International Workshop on Computing with Multifaceted Movement Data (MOVE++ 2019)SIGSPATIAL Special10.1145/3383653.338365611:3(9-11)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383656
Show More Cited By

Index Terms

Source-level timing annotation and simulation for a heterogeneous multiprocessor
1. Computing methodologies
  1. Modeling and simulation
    1. Simulation evaluation
2. Hardware

Recommendations

Accelerating source-level timing simulation
DATE '16: Proceedings of the 2016 Conference on Design, Automation & Test in Europe

Source-level timing simulation (SLTS) is a promising method to overcome one major challenge in early and rapid prototyping: fast and accurate simulation of timing behavior. However, most of existing SLTS approaches are still coupled with a considerable ...
Multi-level timing simulation on GPUs
ASPDAC '18: Proceedings of the 23rd Asia and South Pacific Design Automation Conference

Timing-accurate simulation of circuits is an important task in design validation of modern nano-scale CMOS circuits. With shrinking technology nodes, detailed simulation models down to transistor level have to be considered. While conventional ...
Network-on-Chip Modeling for System-Level Multiprocessor Simulation
RTSS '03: Proceedings of the 24th IEEE International Real-Time Systems Symposium

With the increasing number of transistors available ona single chip, the System-on-Chip (SoC) paradigm hasevolved to exploit its full potential. As many processorscan be accommodated on a single chip, this paradigmhas forced a communication-centric, as ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DATE '08: Proceedings of the conference on Design, automation and test in Europe

March 2008

1575 pages

ISBN:9783981080131

DOI:10.1145/1403375

General Chair:
Donatella Sciuto
Politecnico di Milano, Italy

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 March 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

DATE '08

Sponsor:

EDAA
SIGDA
The Russian Academy of Sciences

DATE '08: Design, Automation and Test in Europe

March 10 - 14, 2008

Munich, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

41
Total Citations
View Citations
131
Total Downloads

Downloads (Last 12 months)1
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bouros PDasu TKanza YRenz MSacharidis D(2020)LocalRec 2019 workshop report: The Third ACM SIGSPATIAL Workshop on Location-Based Recommendations, Geosocial Networks and GeoadvertisingSIGSPATIAL Special10.1145/3383653.338366511:3(30-33)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383665
Kim JKavak HPfoser DCrooks AWenk CWise S(2020)GeoSim 2019 workshop report: The 2nd ACM SIGSPATIAL International Workshop on Geospatial SimulationSIGSPATIAL Special10.1145/3383653.338366111:3(20-22)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383661
van Kreveld MSpeckmann BStroila MTrajcevski G(2020)The 1st ACM SIGSPATIAL International Workshop on Computing with Multifaceted Movement Data (MOVE++ 2019)SIGSPATIAL Special10.1145/3383653.338365611:3(9-11)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383656
Sabek I(2020)FlashSIGSPATIAL Special10.1145/3383653.338365411:3(3-6)Online publication date: 13-Feb-2020
https://dl.acm.org/doi/10.1145/3383653.3383654
Matoussi OPétrot FShin Y(2018)A mapping approach between IR and binary CFGs dealing with aggressive compiler optimizations for performance estimationProceedings of the 23rd Asia and South Pacific Design Automation Conference10.5555/3201607.3201717(452-457)Online publication date: 22-Jan-2018
https://dl.acm.org/doi/10.5555/3201607.3201717
Daigneault MDavid J(2018)Automated Synthesis of Streaming Transfer Level Hardware DesignsACM Transactions on Reconfigurable Technology and Systems10.1145/324393011:2(1-22)Online publication date: 9-Nov-2018
https://dl.acm.org/doi/10.1145/3243930
Wijesundera DPrakash ASrikanthan TIhalage A(2018)Framework for Rapid Performance Estimation of Embedded Soft Core ProcessorsACM Transactions on Reconfigurable Technology and Systems10.1145/319580111:2(1-21)Online publication date: 26-Jul-2018
https://dl.acm.org/doi/10.1145/3195801
Petelin OBetz V(2018)WotanACM Transactions on Reconfigurable Technology and Systems10.1145/319580011:2(1-23)Online publication date: 26-Jul-2018
https://dl.acm.org/doi/10.1145/3195800
Jiang RSong XFan ZXia TChen QChen QShibasaki R(2018)Deep ROI-Based Modeling for Urban Human Mobility PredictionProceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies10.1145/31917462:1(1-29)Online publication date: 26-Mar-2018
https://dl.acm.org/doi/10.1145/3191746
Huynh SKim SKo JBalan RLee Y(2018)EngageMonProceedings of the ACM on Interactive, Mobile, Wearable and Ubiquitous Technologies10.1145/31917452:1(1-27)Online publication date: 26-Mar-2018
https://dl.acm.org/doi/10.1145/3191745
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Accelerating source-level timing simulation

Multi-level timing simulation on GPUs

Network-on-Chip Modeling for System-Level Multiprocessor Simulation