research-article

Reducing asynchrony in channel garbage-collection for improving internal parallelism of multichannel solid-state disks

Authors:

Chen-Yi WenAuthors Info & Claims

ACM Transactions on Embedded Computing Systems (TECS), Volume 13, Issue 2s

Article No.: 63, Pages 1 - 23

https://doi.org/10.1145/2544375.2544383

Published: 27 January 2014 Publication History

Abstract

Solid-state disks use multichannel architectures to boost their data transfer rates. Because realistic disk workloads have numerous small write requests, modern flash-storage devices adopt a write buffer and a set of independent channels for better parallelism in serving small write requests. When a channel is undergoing garbage collection, it stops responding to inbound write traffic and accumulates page data in the write buffer. This results in contention for buffer space and creates idle periods in channels. This study presents a channel-management strategy, called garbage-collection advancing, which allows early start of garbage collection in channels for increasing the overlap among channel activities of garbage collection and restoring the balance of buffer-space usage among channels. This study further introduces cycle filling, which is a version of garbage-collection advancing tailored for the operation model of flash planes. Experimental results show that the proposed methods greatly outperformed existing designs of multichannel systems in terms of response and throughput. We also successfully implemented the proposed methods in a real solid-state disk and proved their feasibility in real hardware.

References

[1]

N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. 2008. Design tradeoffs for SSD performance. In Proceedings of the USENIX Annual Technical Conference on Annual Technical Conference (ATC'08). USENIX Association, 57--70.

Digital Library

[2]

L. Chang and Y. Su. 2011. Plugging versus logging: A new approach to write buffer management for solid-state disks. In Proceedings of the 48th ACM/EDAC/IEEE Design Automation Conference (DAC). IEEE, 23--28.

Digital Library

[3]

L.-P. Chang. 2010. A hybrid approach to nand-flash-based solid-state disks. IEEE Trans. Comput. 59, 10, 1337--1349.

Digital Library

[4]

L.-P. Chang, and T.-W. Kuo. 2002. An adaptive striping architecture for flash memory storage systems of embedded systems. In Proceedings of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium. 187--196.

Digital Library

[5]

L.-P. Chang, T.-W. Kuo, and S.-W. Lo. 2004. Real-time garbage collection for flash-memory storage systems of real-time embedded systems. ACM Trans. Embed. Comput. Syst. 3, 4, 837--863.

Digital Library

[6]

H. Cho, D. Shin, and Y. I. Eom. 2009. Kast: K-associative sector translation for NAND flash memory in real-time systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'09). European Design and Automation Association, 507--512.

Digital Library

[7]

C. Dirik and B. Jacob. 2009. The performance of PC solid-state disks (SSDS) as a function of bandwidth, concurrency, device architecture, and system organization. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA'09). ACM, New York, NY, 279--289.

Digital Library

[8]

A. Gupta, Y. Kim, and B. Urgaonkar. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'09). ACM, 229--240.

Digital Library

[9]

J.-U. Kang, J.-S. Kim, C. Park, H. Park, and J. Lee. 2007. A multi-channel architecture for high-performance NAND flash-based storage system. J. Syst. Archit. 53, 9, 644--658.

Digital Library

[10]

S. Kang, S. Park, H. Jung, H. Shim, and J. Cha. 2009. Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Trans. Comput. 58, 6, 744--758.

Digital Library

[11]

H. Kim and S. Ahn. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST'08). USENIX Association, 1--14.

Digital Library

[12]

S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. 2007. A log buffer-based flash translation layer using fully-associative sector translation. Trans. Embed. Comput. Syst. 6, 3, 18.

Digital Library

[13]

Micron Technology. 2009. MT29F512G08 NAND Flash Memory Data Sheet. Micron Technology, Inc.

[14]

E. H. Nam, B. Kim, H. Eom, and S. L. Min. 2011. Ozone (o3): An out-of-order flash memory controller architecture. IEEE Trans. Comput. 60, 5, 653--666.

Digital Library

[15]

Open NAND Flash Interface. 2011. ONFi 3.0 Specification. Open NAND Flash Interface.

[16]

Open Source Development Lab. 2003. Iometer. http://http://www.iometer.org/.

[17]

S. Park, Y. Park, G. Shim, and K. Park. 2011. Cave: Channel-aware buffer management scheme for solid state disk. In Proceedings of the ACM Symposium on Applied Computing. ACM, 346--353.

Digital Library

[18]

S.-H. Park, J.-W. Park, S.-D. Kim, and C. C. Weems. 2012. A pattern adaptive NAND flash memory storage structure. IEEE Trans. Comput. 61, 1, 134--138.

Digital Library

[19]

Z. Qin, Y. Wang, D. Liu, and Z. Shao 2012. Real-time flash translation layer for NAND flash memory storage systems. In Proceedings of the Real-Time and Embedded Technology and Applications Symposium. IEEE, 35--44.

Digital Library

[20]

Samsung. 2008. K9MDG08U5M 4G &ast; 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company.

[21]

Y. J. Seong, E. H. Nam, J. H. Yoon, H. Kim, J.-Y. Choi, S. Lee, Y. H. Bae, J. Lee, Y. Cho, and S. L. Min. 2010. Hydra: A block-mapped parallel flash memory solid-state disk architecture. IEEE Trans. Comput. 59, 905--921.

Digital Library

Cited By

Gao CShi LLiu KXue CYang JZhang Y(2020)Boosting the Performance of SSDs via Fully Exploiting the Plane Level ParallelismIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2020.298789431:9(2185-2200)Online publication date: 1-Sep-2020
https://doi.org/10.1109/TPDS.2020.2987894
Gao CShi LXue CJi CYang JZhang Y(2019)Parallel all the time: Plane Level Parallelism Exploration for High Performance SSDs2019 35th Symposium on Mass Storage Systems and Technologies (MSST)10.1109/MSST.2019.000-5(172-184)Online publication date: May-2019
https://doi.org/10.1109/MSST.2019.000-5
Gao CShi LDi YLi QXue CWu KSha E(2017)Exploiting Chip Idleness for Minimizing Garbage Collection—Induced Chip Access Conflict on SSDsACM Transactions on Design Automation of Electronic Systems10.1145/313185023:2(1-29)Online publication date: 5-Oct-2017
https://dl.acm.org/doi/10.1145/3131850
Show More Cited By

Index Terms

Reducing asynchrony in channel garbage-collection for improving internal parallelism of multichannel solid-state disks

Recommendations

An adaptive, low-cost wear-leveling algorithm for multichannel solid-state disks

Multilevel flash memory cells double or even triple storage density, producing affordable solid-state disks for end users. As flash memory endures only limited program-erase cycles, solid-state disks employ wear-leveling methods to prevent any portions ...
Extending Lifetime and Reducing Garbage Collection Overhead of Solid State Disks with Virtual Machine Aware Journaling
ICPADS '11: Proceedings of the 2011 IEEE 17th International Conference on Parallel and Distributed Systems

Virtualization is becoming widely deployed in commercial servers. In our previous study, we proposed Virtual Machine Aware journaling (VMA journaling), a file system journaling approach for virtual server environments. With reliable VMM and hardware ...
Exploiting Page Correlations for Write Buffering in Page-Mapping Multichannel SSDs

Advanced solid-state disks (SSDs) have been equipped with page-mapping flash translation layers and multichannel architectures. The SSDs employ a RAM-based write buffer, which delays write requests for reducing write traffic, reorders requests for ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Embedded Computing Systems

ACM Transactions on Embedded Computing Systems Volume 13, Issue 2s

Special Section ESFH'12, ESTIMedia'11 and Regular Papers

January 2014

409 pages

ISSN:1539-9087

EISSN:1558-3465

DOI:10.1145/2544375

Editors:
Naehyuck Chang
Seoul National University (SNU), Korea
,
Jian-Jia Chen
Karlsruhe Institute of Technology (KIT), Germany

Issue’s Table of Contents

Copyright © 2014 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 27 January 2014

Accepted: 01 October 2012

Revised: 01 July 2012

Received: 01 January 2012

Published in TECS Volume 13, Issue 2s

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Global Unichip Corp.
National Science Council Taiwan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

10
Total Citations
View Citations
311
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 10 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Gao CShi LLiu KXue CYang JZhang Y(2020)Boosting the Performance of SSDs via Fully Exploiting the Plane Level ParallelismIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2020.298789431:9(2185-2200)Online publication date: 1-Sep-2020
https://doi.org/10.1109/TPDS.2020.2987894
Gao CShi LXue CJi CYang JZhang Y(2019)Parallel all the time: Plane Level Parallelism Exploration for High Performance SSDs2019 35th Symposium on Mass Storage Systems and Technologies (MSST)10.1109/MSST.2019.000-5(172-184)Online publication date: May-2019
https://doi.org/10.1109/MSST.2019.000-5
Gao CShi LDi YLi QXue CWu KSha E(2017)Exploiting Chip Idleness for Minimizing Garbage Collection—Induced Chip Access Conflict on SSDsACM Transactions on Design Automation of Electronic Systems10.1145/313185023:2(1-29)Online publication date: 5-Oct-2017
https://dl.acm.org/doi/10.1145/3131850
Chang LLiu YLin W(2016)Stable GreedyACM Transactions on Embedded Computing Systems10.1145/282061315:1(1-25)Online publication date: 13-Jan-2016
https://dl.acm.org/doi/10.1145/2820613
Wang YQin ZChen RShao ZWang QLi SYang L(2016)A Real-Time Flash Translation Layer for NAND Flash Memory Storage SystemsIEEE Transactions on Multi-Scale Computing Systems10.1109/TMSCS.2016.25160152:1(17-29)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TMSCS.2016.2516015
Chang DChen HSu W(2015)VSSDACM Transactions on Design Automation of Electronic Systems10.1145/275556020:4(1-33)Online publication date: 28-Sep-2015
https://dl.acm.org/doi/10.1145/2755560
Zhang QLi XWang LZhang TWang YShao Z(2015)Lazy-RTGCACM Transactions on Design Automation of Electronic Systems10.1145/274623620:3(1-32)Online publication date: 24-Jun-2015
https://dl.acm.org/doi/10.1145/2746236
Wu HJi Z(2015)Improving Trace Precision for Concurrent Garbage Collection on Multicore Platform2015 Fifth International Conference on Instrumentation and Measurement, Computer, Communication and Control (IMCCC)10.1109/IMCCC.2015.316(1493-1496)Online publication date: Sep-2015
https://doi.org/10.1109/IMCCC.2015.316
Huang MLiu ZQiao L(2014)Asymmetric Programming: A Highly Reliable Metadata Allocation Strategy for MLC NAND Flash Memory-Based Sensor SystemsSensors10.3390/s14101885114:10(18851-18877)Online publication date: 10-Oct-2014
https://doi.org/10.3390/s141018851
Yi Wang Min Huang Zili Shao Chan HBathen LDutt N(2014)A Reliability-Aware Address Mapping Strategy for NAND Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2014.234792933:11(1623-1631)Online publication date: Nov-2014
https://doi.org/10.1109/TCAD.2014.2347929

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents