research-article

Performance-driven analog placement considering monotonic current paths

Authors:

Mark Po-Hung Lin,

Bing-Shiun Chou,

Tung-Chieh Chen,

Bin-Da LiuAuthors Info & Claims

ICCAD '12: Proceedings of the International Conference on Computer-Aided Design

Pages 613 - 619

https://doi.org/10.1145/2429384.2429516

Published: 05 November 2012 Publication History

Abstract

Although modern analog placement algorithms aimed to minimize area and wirelength while satisfying symmetry, proximity, and other placement constraints, the generated layout does not reflect the circuit performance very well because of the routing-induced parasitics on the critical current/signal paths. This paper introduces the current-path constraints in analog placement, demonstrates their impact on circuit performance, and derives new problem formulation and algorithms to find placement solutions with monotonic current paths. Experimental results show that the proposed formulation and algorithms can generate compact layouts resulting in the even better circuit performance after performing post-layout simulation.

References

[1]

F. Balasa and K. Lampaert, "Symmetry within the sequence-pair representation in the context of placement for analog design," IEEE TCAD, vol. 19, pp. 721--731, July 2000.

Digital Library

[2]

F. Balasa and S. C. Maruvada, "Using non-slicing topological representations for analog placement," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, vol. E84--A, pp. 2785--2792, November 2001.

[3]

C.-W. Lin, J.-M. Lin, C.-P. Huang, and S.-J. Chang, "Performance-driven analog placement considering boundary constraint," in Proc. DAC, pp. 292--297, 2010.

Digital Library

[4]

J.-M. Lin, G.-M. Wu, Y.-W. Chang, and J.-H. Chuang, "Placement with symmetry constraints for analog layout design using TCG-S," in Proc. ASPDAC, pp. 1135--1138, 2005.

Digital Library

[5]

M. P.-H. Lin, H. Zhang, M. D. F. Wong, and Y.-W. Chang, "Thermal-driven analog placement considering device matching," IEEE TCAD, vol. 30, pp. 325--336, March 2011.

Digital Library

[6]

P.-H. Lin, Y.-W. Chang, and S.-C. Lin, "Analog placement based on symmetry-island formulation," IEEE TCAD, vol. 28, pp. 791--804, June 2009.

Digital Library

[7]

P.-H. Lin and S.-C. Lin, "Analog placement based on hierarchical module clustering," in Proc. DAC, pp. 50--55, 2008.

Digital Library

[8]

J. Liu, S. Dong, Y. Ma, D. Long, and X. Hong, "Thermal-driven symmetry constraint for analog layout with CBL representation," in Proc. ASPDAC, pp. 191--196, 2007.

Digital Library

[9]

Q. Ma, L. Xiao, Y.-C. Tam, and E. F. Y. Young, "Simultaneous handling of symmetry, common centroid, and general placement constraints," IEEE TCAD, vol. 30, pp. 85--95, January 2011.

Digital Library

[10]

Y. Pang, F. Balasa, K. Lampaert, and C.-K. Cheng, "Block placement with symmetry constraints based on the O-tree non-slicing representation," in Proc. DAC, pp. 464--467, 2000.

Digital Library

[11]

M. Strasser, M. Eick, H. Gräb, U. Schlichtmann, and F. M. Johannes, "Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions," in Proc. ICCAD, pp. 306--313, 2008.

Digital Library

[12]

L. Xiao and E. F. Y. Young, "Analog placement with common centroid and 1-D symmetry constraints," in Proc. ASPDAC, pp. 353--360, 2009.

Digital Library

[13]

D. Long, X. Hong, and S. Dong, "Signal-path driven partition and placement for analog circuit," in Proc. ASPDAC, pp. 694--699, 2006.

Digital Library

[14]

H.-F. Tsao, P.-Y. Chou, S.-L. Huang, Y.-W. Chang, M. P.-H. Lin, D.-P. Chen, and D. Liu, "A corner stitching compliant b*-tree representation and its applications to analog placement," in Proc. ICCAD, pp. 507--511, 2011.

Digital Library

[15]

S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, pp. 671--680, May 1983.

[16]

F. Y. Young, D. F. Wong, and H. H. Yang, "Slicing floorplans with boundary constraints," IEEE TCAD, vol. 1, pp. 1385--1389, September 1999.

Digital Library

[17]

F. Y. Young, D. F. Wong, and H. H. Yang, "Slicing floorplans with range constraint," IEEE TCAD, vol. 19, pp. 272--278, February 2000.

Digital Library

[18]

F. Y. Young and D. F. Wong, "Slicing floorplans with pre-placed modules," in Proc. ICCAD, pp. 252--258, 1998.

Digital Library

[19]

P.-Y. Chou, H.-C. Ou, and Y.-W. Chang, "Heterogeneous B*-trees for analog placement with symmetry and regularity considerations," in Proc. ICCAD, pp. 512--516, 2011.

Digital Library

[20]

S. Nakatake, M. Kawakita, T. Ito, M. Kojima, K. Izumi, and T. Habasaki, "Regularity-oriented analog placement with diffusion sharing and well island generation," in Proc. ASPDAC, pp. 305--311, 2010.

Digital Library

[21]

R. H. J. M. Otten, "Efficient floorplan optimization," in Proc. ICCD, pp. 499--502, 1983.

[22]

Y.-P. Weng, H.-M. Chen, T.-C. Chen, P.-C. Pan, C.-H. Chen, and W.-Z. Chen, "Fast analog layout prototyping for nanometer design migration," in Proc. ICCAD, pp. 517--522, 2011.

Digital Library

[23]

J. Z. Yan and C. Chu, "Defer: Deferred decision making enabled fixed-outline floorplanning algorithm," IEEE TCAD, vol. 29, pp. 367--381, March 2010.

Digital Library

[24]

B. Razavi, Design of Analog CMOS Integrated Circuits. NewYork: McGraw-Hill, 2001.

Digital Library

[25]

D. F. Wong and C. L. Liu, "A new algorithm for floorplan design," in Proc. DAC, pp. 101--107, 1986.

Digital Library

[26]

M. Lai and D. F. Wong, "Slicing tree is a complete floorplan representation," in Proc. DATE, pp. 228--232, 2001.

Digital Library

Cited By

Xu PLi JHo TYu BZhu KKim T(2024)Performance-Driven Analog Layout Automation: Current Status and Future DirectionsProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473859(679-685)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473859
Zhu KChen HLiu MPan D(2023)Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal FlowIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.323036742:8(2689-2702)Online publication date: Aug-2023
https://doi.org/10.1109/TCAD.2022.3230367
Lin YLi YFang DMadhusudan MSapatnekar SHarjani RHu JBolchini CO'Connor IVerbauwhede IWille R(2022)Are analytical techniques worthwhile for analog IC placement?Proceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe10.5555/3539845.3539891(154-159)Online publication date: 14-Mar-2022
https://dl.acm.org/doi/10.5555/3539845.3539891
Show More Cited By

Index Terms

Performance-driven analog placement considering monotonic current paths
1. Applied computing
  1. Arts and humanities
    1. Architecture (buildings)
      1. Computer-aided design
  2. Physical sciences and engineering
    1. Engineering
      1. Computer-aided design
2. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
      1. Placement
      2. Wire routing
  2. Hardware validation

Recommendations

Simultaneous analog placement and routing with current flow and current density considerations
DAC '13: Proceedings of the 50th Annual Design Automation Conference

Current-flow and current-density are two major considerations for placement and routing of analog layout synthesis. The current-flow constraints are specified to the critical nets with monotonic current/signal paths to reduce parasitic impacts. The ...
Routability-driven placement algorithm for analog integrated circuits
ISPD '12: Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design

To obtain good layout quality and reliability, placement is a very important stage during the physical design of analog circuits. Many works have been proposed to consider topological constraints for analog placement, and they devote to generate compact ...
Routability-Driven Blockage-Aware Macro Placement
DAC '14: Proceedings of the 51st Annual Design Automation Conference

We present a new floorplan representation, called circular-packing trees (CP-trees), for the problem of macro placement. Our CP-trees can flexibly pack movable macros toward corners or pre-placed macros along chip boundaries circularly to optimize macro ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '12: Proceedings of the International Conference on Computer-Aided Design

November 2012

781 pages

ISBN:9781450315739

DOI:10.1145/2429384

General Chair:
Alan J. Hu
Univ. of British Columbia, Vancouver, BC, Canada

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE CEDA

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2012

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Funding Sources

National Science Council Taiwan

Conference

ICCAD '12

Sponsor:

SIGDA

ICCAD '12: The International Conference on Computer-Aided Design

November 5 - 8, 2012

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

23
Total Citations
View Citations
125
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)1

Reflects downloads up to 18 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Xu PLi JHo TYu BZhu KKim T(2024)Performance-Driven Analog Layout Automation: Current Status and Future DirectionsProceedings of the 29th Asia and South Pacific Design Automation Conference10.1109/ASP-DAC58780.2024.10473859(679-685)Online publication date: 22-Jan-2024
https://dl.acm.org/doi/10.1109/ASP-DAC58780.2024.10473859
Zhu KChen HLiu MPan D(2023)Hierarchical Analog and Mixed-Signal Circuit Placement Considering System Signal FlowIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.323036742:8(2689-2702)Online publication date: Aug-2023
https://doi.org/10.1109/TCAD.2022.3230367
Lin YLi YFang DMadhusudan MSapatnekar SHarjani RHu JBolchini CO'Connor IVerbauwhede IWille R(2022)Are analytical techniques worthwhile for analog IC placement?Proceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe10.5555/3539845.3539891(154-159)Online publication date: 14-Mar-2022
https://dl.acm.org/doi/10.5555/3539845.3539891
Dhar TS. RPoojary JYaldiz SBurns SHarjani RSapatnekar SBolchini CO'Connor IVerbauwhede IWille R(2022)A charge flow formulation for guiding analog/mixed-signal placementProceedings of the 2022 Conference & Exhibition on Design, Automation & Test in Europe10.5555/3539845.3539890(148-153)Online publication date: 14-Mar-2022
https://dl.acm.org/doi/10.5555/3539845.3539890
Dhar TS RPoojary JYaldiz SBurns SHarjani RSapatnekar S(2022)A Charge Flow Formulation for Guiding Analog/Mixed-Signal Placement2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774621(148-153)Online publication date: 14-Mar-2022
https://doi.org/10.23919/DATE54114.2022.9774621
Lin YLi YFang DMadhusudan MSapatnekar SHarjani RHu J(2022)Are Analytical Techniques Worthwhile for Analog IC Placement?2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE54114.2022.9774498(154-159)Online publication date: 14-Mar-2022
https://doi.org/10.23919/DATE54114.2022.9774498
Zhu KChen HLiu MTang XSun NPan DXie Y(2020)Effective analog/mixed-signal circuit placement considering system signal flowProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415625(1-9)Online publication date: 2-Nov-2020
https://dl.acm.org/doi/10.1145/3400302.3415625
Li YLin YMadhusudan MSharma AXu WSapatnekar SHarjani RHu JXie Y(2020)A customized graph neural network model for guiding analog IC placementProceedings of the 39th International Conference on Computer-Aided Design10.1145/3400302.3415624(1-9)Online publication date: 2-Nov-2020
https://dl.acm.org/doi/10.1145/3400302.3415624
Li YLin YMadhusudan MSharma AXu WSapatnekar SHarjani RHu J(2020)Exploring a Machine Learning Approach to Performance Driven Analog IC Placement2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)10.1109/ISVLSI49217.2020.00015(24-29)Online publication date: Jul-2020
https://doi.org/10.1109/ISVLSI49217.2020.00015
Xu BLi SXu XSun NPan DOzdal MChu C(2017)Hierarchical and Analytical Placement Techniques for High-Performance Analog CircuitsProceedings of the 2017 ACM on International Symposium on Physical Design10.1145/3036669.3036678(55-62)Online publication date: 19-Mar-2017
https://dl.acm.org/doi/10.1145/3036669.3036678
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents