Article

Free access

Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels

Authors:

Ivan L. Wemple,

Andrew T. YangAuthors Info & Claims

DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference

Pages 439 - 444

https://doi.org/10.1145/217474.217567

Published: 01 January 1995 Publication History

PDF eReader

References

[1]

T.A. Johnson, R.W. Knepper, V. Marcello, and W. Wang, "Chip Substrate Resistance Modeling Technique for Integrated Circuit Design", IEEE Transactions on Computer-Aided Design, vol. CAD-3, no. 2, pp. 126-134, April 1984.

Google Scholar

[2]

D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley, "Experimental Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits", IEEE Journal of Solid-State Circuits, vol. 28, no. 4, pp. 420-430, April 1993.

Crossref

Google Scholar

[3]

S. Kumashiro, R.A. Rohrer, and A.J. Strojwas, "A New Efficient Method for the Transient Simulation of Three-Dimensional Interconnect Structures", P~vceedings of the IEEE International Elect~vn Devices Meeting, pp. 193-196, 1990.

Crossref

Google Scholar

[4]

N.K. Verghese, D.J. Allstot, and S. Masui, "Rapid Simulation of Substrate Coupling Effects in Mixed-Mode ICs", IEEE 1993 Custom Integrated Circuits Conference, pp. 18.3.1-18.3.4.

Google Scholar

[5]

N.K. Verghese, S-S. Lee, and D.J. Allstot, "A Unified Approach to Simulating Electrical and Thermal Substrate Coupling Interactions in ICs", IEEE International Conference on Computer-Aided Design, pp. 422-426, 1993.

Digital Library

Google Scholar

[6]

B.R. Stanisic, N.K. Verghese, R.A. Rutenbar, L.R. Carley, and D.J. Allstot, "Addressing Substrate Coupling in Mixed-Mode ICs: Simulation and Power Distribution Synthesis", IEEE Journal of Solid-State Circuits, vol. 29, no. 3, pp. 226-238, March 1994.

Crossref

Google Scholar

[7]

F. Clement, E. Zysman, M. Kayal, and M. Declercq, "LAYIN: Toward a Global Solution for Parasitic Coupling Modeling and Visualization", IEEE 1994 Custom Integrated Circuits Conference, pp. 537-540.

Google Scholar

[8]

A. George and J.W. Liu, Computer Solution of Large Sparse Positive Definite Systems, Prentice-Hall, Englewood Cliffs, NJ, 1981.

Digital Library

Google Scholar

[9]

F.R Preparata and M.I. Shamos, Computational Geometry: An Int~vduction, Springer-Verlag Texts and Monographs in Computer Science, New York, NY, 1985.

Digital Library

Google Scholar

[10]

S. Fortune, "A Sweepline Algorithm for Voronoi Diagrams", Algorithmica, 2, pp. 153-174, 1987.

Digital Library

Google Scholar

[11]

TMA MEDICI: Two-Dimensional Device Simulation Program, Technology Modeling Associates, Inc., Palo Alto, CA, Vols. 1 & 2, 1992.

Google Scholar

[12]

U. Lauther, "An O(NlogN) Algorithm for Boolean Mask Operations", P1vceedings of the 18th Design Automation Conference, pp. 555-562, 1981.

Digital Library

Google Scholar

Cited By

View all

Capllonch-Juan MSepulveda F(2019)Evaluation of a Resistor Network for Solving Electrical Problems on Ohmic Media2019 11th Computer Science and Electronic Engineering (CEEC)10.1109/CEEC47804.2019.8974323(35-40)Online publication date: Sep-2019
https://doi.org/10.1109/CEEC47804.2019.8974323
Rutenbar RCohn JLin MBaskaya F(2016)Layout Tools for Analog Integrated Circuits and Mixed-Signal Systems-on-Chip: A SurveyElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-22(479-499)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-22
Silva JSilveira L(2007)Dynamic models for substrate coupling in mixed-mode systemsIET Circuits, Devices & Systems10.1049/iet-cds:200602061:3(221)Online publication date: 2007
https://doi.org/10.1049/iet-cds:20060206
Show More Cited By

Index Terms

Mixed-signal switching noise analysis using Voronoi-tessellated substrate macromodels
1. Hardware
  1. Hardware validation
    1. Functional verification
      1. Simulation and emulation
  2. Integrated circuits
    1. Digital switches
      1. Logic families
    2. Logic circuits

Recommendations

Measurements and analyses of substrate noise waveform in mixed-signal IC environment

A transition-controllable noise source is developed in a 0.1-μm P-substrate N-well CMOS technology. This noise source can generate substrate noises with controlled transitions in size, interstage delay and direction for experimental studies on ...
Simultaneous switching noise analysis using application specific device modeling

In this paper, we introduce an application-specific device modeling methodology to develop simple device model that accurately tracks the actual device I-V characteristics in relevant but bounded operating regions. We have specifically used a simple ...
Integrated circuit substrate coupling models based on Voronoi tessellation

We present a modeling technique for assessing the impact of substrate-coupled switching noise in CMOS mixed-signal circuits. Since the magnitude of the noise problem is a function of the relative proximity of noisy and sensitive devices, design aids are ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '95: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference

January 1995

760 pages

ISBN:0897917251

DOI:10.1145/217474

Chairman:
Bryan T. Preas
Xerox Parc, Palo Alto, CA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 January 1995

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC95

Sponsor:

EDAC
SIGDA

DAC95: The 32nd Design Automation Conference

June 12 - 16, 1995

California, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

21
Total Citations
View Citations
243
Total Downloads

Downloads (Last 12 months)28
Downloads (Last 6 weeks)2

Reflects downloads up to 19 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Capllonch-Juan MSepulveda F(2019)Evaluation of a Resistor Network for Solving Electrical Problems on Ohmic Media2019 11th Computer Science and Electronic Engineering (CEEC)10.1109/CEEC47804.2019.8974323(35-40)Online publication date: Sep-2019
https://doi.org/10.1109/CEEC47804.2019.8974323
Rutenbar RCohn JLin MBaskaya F(2016)Layout Tools for Analog Integrated Circuits and Mixed-Signal Systems-on-Chip: A SurveyElectronic Design Automation for IC Implementation, Circuit Design, and Process Technology10.1201/b19714-22(479-499)Online publication date: 14-Apr-2016
https://doi.org/10.1201/b19714-22
Silva JSilveira L(2007)Dynamic models for substrate coupling in mixed-mode systemsIET Circuits, Devices & Systems10.1049/iet-cds:200602061:3(221)Online publication date: 2007
https://doi.org/10.1049/iet-cds:20060206
Charbon EGharpurey RMeyer RSangiovanni-Vincentelli A(2006)Substrate optimization based on semi-analytical techniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/43.74372718:2(172-190)Online publication date: 1-Nov-2006
https://dl.acm.org/doi/10.1109/43.743727
Clément F(2004)Technology Impact on Substrate NoiseSubstrate Noise Coupling in Mixed-Signal ASICs10.1007/0-306-48170-7_1(1-21)Online publication date: 2004
https://doi.org/10.1007/0-306-48170-7_1
Rutenbar RCohn JWiesel MHill D(2000)Layout tools for analog ICs and mixed-signal SoCsProceedings of the 2000 international symposium on Physical design10.1145/332357.332378(76-83)Online publication date: 1-May-2000
https://dl.acm.org/doi/10.1145/332357.332378
Costa JChou MSilveira L(1999)Efficient techniques for accurate extraction and modeling of substrate coupling in mixed-signal IC'sProceedings of the conference on Design, automation and test in Europe10.1145/307418.307531(84-es)Online publication date: 1-Jan-1999
https://dl.acm.org/doi/10.1145/307418.307531
Silveira LVargas N(1999)Multilevel finite difference methods for the characterization of substrate coupling in deep sub-micron designsProceedings. XII Symposium on Integrated Circuits and Systems Design (Cat. No.PR00387)10.1109/SBCCI.1999.802961(26-29)Online publication date: 1999
https://doi.org/10.1109/SBCCI.1999.802961
Iyer MBushnell M(1999)Effect of Noise on Analog Circuit TestingJournal of Electronic Testing: Theory and Applications10.1023/A:100834310884015:1-2(11-22)Online publication date: 1-Aug-1999
https://dl.acm.org/doi/10.1023/A%3A1008343108840
Costa JChou MSilveira LDewilde PRammig FMusgrave G(1998)Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC'sProceedings of the conference on Design, automation and test in Europe10.5555/368058.368450(892-898)Online publication date: 23-Feb-1998
https://dl.acm.org/doi/10.5555/368058.368450
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Measurements and analyses of substrate noise waveform in mixed-signal IC environment

Simultaneous switching noise analysis using application specific device modeling

Integrated circuit substrate coupling models based on Voronoi tessellation