Nothing Special   »   [go: up one dir, main page]

skip to main content
research-article

Substrate optimization based on semi-analytical techniques

Published: 01 November 2006 Publication History

Abstract

Several methods are presented for highly efficient calculation of substrate noise transport in integrated circuits. A three-dimensional Green's function-based boundary element method, accelerated through use of the fast Fourier transform, allows the computation of sensitivities with respect to all substrate parameters at a considerably higher speed than any methods reported in the literature. Substrate sensitivities are used in a number of physical optimization tools, such as placement and trend analysis. The aim is a fast and accurate estimation of the impact of technology migration and/or layout redesign on substrate noise and, ultimately, on the circuit's overall performance. The suitability of the approach is shown through industrial-strength mixed-mode integrated circuits fabricated on a standard CMOS process

Cited By

View all
  • (2010)Properties of digital switching currents in fully CMOS combinational logicIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.202588318:12(1625-1638)Online publication date: 1-Dec-2010
  • (2009)Contact merging algorithm for efficient substrate noise analysis in large scale circuitsProceedings of the 19th ACM Great Lakes symposium on VLSI10.1145/1531542.1531550(9-14)Online publication date: 10-May-2009
  • (2007)Chip-Level Substrate Coupling Analysis with Reference Structures for VerificationIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1093/ietfec/e90-a.12.2651E90-A:12(2651-2660)Online publication date: 1-Dec-2007
  • Show More Cited By
  1. Substrate optimization based on semi-analytical techniques

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  Volume 18, Issue 2
    November 2006
    173 pages

    Publisher

    IEEE Press

    Publication History

    Published: 01 November 2006

    Qualifiers

    • Research-article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 23 Nov 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2010)Properties of digital switching currents in fully CMOS combinational logicIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.202588318:12(1625-1638)Online publication date: 1-Dec-2010
    • (2009)Contact merging algorithm for efficient substrate noise analysis in large scale circuitsProceedings of the 19th ACM Great Lakes symposium on VLSI10.1145/1531542.1531550(9-14)Online publication date: 10-May-2009
    • (2007)Chip-Level Substrate Coupling Analysis with Reference Structures for VerificationIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences10.1093/ietfec/e90-a.12.2651E90-A:12(2651-2660)Online publication date: 1-Dec-2007
    • (2006)Equivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolationProceedings of the 2006 Asia and South Pacific Design Automation Conference10.1145/1118299.1118459(677-682)Online publication date: 24-Jan-2006
    • (2005)Accurate prediction of substrate parasitics in heavily doped CMOS processes using a calibrated boundary element solverIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2005.85010613:7(843-851)Online publication date: 1-Jul-2005
    • (2004)Synthesized Compact Models (SCM) of Substrate Noise Coupling Analysis and Synthesis in Mixed-Signal ICsProceedings of the conference on Design, automation and test in Europe - Volume 210.5555/968879.969156Online publication date: 16-Feb-2004
    • (2002)Substrate Noise Analysis with Compact Digital Noise Injection and Substrate ModelsProceedings of the 2002 Asia and South Pacific Design Automation Conference10.5555/832284.835483Online publication date: 7-Jan-2002
    • (2001)Chip-Level Substrate Noise Analysis with Network Reduction by Fundamental Matrix ComputationProceedings of the 2nd International Symposium on Quality Electronic Design10.5555/558593.850153Online publication date: 26-Mar-2001
    • (2000)Substrate crosstalk analysis in mixed signal CMOS integrated circuitsProceedings of the 2000 Asia and South Pacific Design Automation Conference10.1145/368434.368837(623-630)Online publication date: 28-Jan-2000

    View Options

    View options

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media