Bandwidth-centric optimisation for area-constrained links with crosstalk avoidance methods
Pages 438 - 443
Abstract
The effect of crosstalk avoidance codes on the throughput of fixed width communication channels is studied. Closed form expressions of the throughput which incorporate the dimensions of the interconnects and the wires overheads by such techniques are derived for lines under different buffering conditions. These formulae are utilised to optimise the bandwidth of fixed width parallel buses under different latency and reliability constraints. Our results are confirmed by the simulations we have performed in Spectre for a UMC CMOS 90nm technology.
References
[1]
International Technology Roadmap for Semiconductors (www.itrs.net).
[2]
D. Pamunuwa, L. R. Zheng, and H. Tenhunen, "Maximizing throughput over parallel wire structures in the deep sub micrometer regime", IEEE Transactions on VLSI Systems, 11:224--243, April 2003.
[3]
J. Zhang and E. G. Friedman," Effect of shield insertion on reducing crosstalk noise between coupled interconnects", Proceedings of ISCAS, 2004.
[4]
H. Shah et al., "Repeater insertion and wire sizing optimisation for throughput-centric VLSI global interconnects", Proceedings IEEE/ACM International Conference on Computer-Aided Design, 2002.
[5]
P. P. Sotiriadis and A Chandrakasan," Reducing bus delay in submicron technology using coding", Proceedings of the ASP-DAC 2001, pp. 109--114.
[6]
R. Srinivasa, A. Ahmed and N. R. Shanbhag, "Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chips Buses", Proceedings of IEEE Conference on VLSI in Computers and Processors, 2004, pp. 12--17.
[7]
D. Rossi, et al.," Exploiting ECC redundancy to minimize crosstalk impact", Design & Test of Computers, IEEE Jan 2005, pp. 59--70.
[8]
Y. Zhang, J. Lach, K. Skadron, and M. R. Stan, "Odd/even bus invert with two-phase transfer for buses with coupling", Proceedings of ISLPED, 2002, pp. 80--83.
[9]
M. Lamropoulos, B. M. Al. Hashimi and P. Rosinger, "Minimisation of crosstalk noise, delay and power using a modified bus invert technique", Proceedings of DATE, 2004.
[10]
C. Raghunandan et al., Encoding with repeater insertion for minimising delay in VLSI interconnects", International Workshop on System on Chip for Real Time Applications, 2006.
[11]
Srinivas R. Sridhara and Naresh R. Shanbhag," Coding for reliable on-chip buses: a class of fundamental bounds and practical codes", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, no. 5, May, 2007.
[12]
A. Deutsch et al., "On-chip wiring design challenges for gigahertz operation", IEEE Special Issue on Interconnections, vol. 89, pp. 529--555, April. 2001.
[13]
J. M. Rabaey, "Digital Integrated Circuits", Englewood Cliffs, NJ: Prentice-Hall, 1996.
[14]
Ban P. Wong et al, "Nano-CMOS circuits and physical design", Wiley and Sons, Inc., Hoboken, New Jersy, 2005, pp. 255--294.
[15]
L. R. Zheng, D. Pamunuwa, and H. Tenhunen, "Accurate a priori signalintegrity estimation using a dynamic interconnect model for deep submicron VLSI design", Proceedings of ESSCIRC, Sept. 2000.
[16]
http://www.eas.asu.edu/~ptm
[17]
K. A. Stroud, Engineering Mathematics, London 1995.
Index Terms
- Bandwidth-centric optimisation for area-constrained links with crosstalk avoidance methods
Recommendations
Throughput optimization for area-constrained links with crosstalk avoidance methods
The effect of crosstalk avoidance codes on the throughput of fixed width communication channels is studied. Closed form expressions of the throughput which incorporate the dimensions of the interconnects and the wiring overheads incurred by such ...
Crosstalk avoidance codes for 3D VLSI
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeIn 3D VLSI, through-silicon vias (TSVs) are relatively large, and closely spaced. This results in a situation in which noise on one or more TSVs may deteriorate the delay and signal integrity of neighboring TSVs. In this paper, we first quantify the ...
Crosstalk noise optimization by post-layout transistor sizing
ISPD '02: Proceedings of the 2002 international symposium on Physical designThis paper proposes a post-layout transistor sizing method for crosstalk noise reduction. The proposed method downsizes the drivers of the aggressor wires for noise reduction, utilizing the precise interconnect information extracted from the detail-...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2008 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- The EDA Consortium
- EDAA: European Design Automation Association
- ECSI
- SIGDA: ACM Special Interest Group on Design Automation
- The IEEE Computer Society TTTC
- IEEE Council on Electronic Design Automation (CEDA)
- The Russian Academy of Sciences: The Russian Academy of Sciences
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 10 March 2008
Check for updates
Qualifiers
- Research-article
Conference
DATE '08
Sponsor:
- EDAA
- SIGDA
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Upcoming Conference
DATE '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 69Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 09 Feb 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in