Throughput optimization for area-constrained links with crosstalk avoidance methods
Pages 1016 - 1019
Abstract
The effect of crosstalk avoidance codes on the throughput of fixed width communication channels is studied. Closed form expressions of the throughput which incorporate the dimensions of the interconnects and the wiring overheads incurred by such techniques are derived for lines under different buffering conditions. These formulae are utilized to optimize the bandwidth of constrained-area parallel buses under different latency and power constraints. Our results are confirmed by the simulations we have performed in Spectre for a UMC CMOS 90-nm technology.
References
[1]
B. Halak and A. Yakovlev, "Bandwidth-centric optimisation for area-constrained links with crosstalk avoidance methods," in Proc. Des., Autom. Test Conf. Eur., 2008, pp. 438-443.
[2]
D. Pamunuwa, L.-R. Zheng, and H. Tenhunen, "Maximizing throughput over parallel wire structures in the deep submicrometer regime," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 2, pp. 224-243, Apr. 2003.
[3]
V. V. Deodhar and J. A. Davis, "Optimization of throughput performance for low-power VLSI interconnects," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 3, pp. 308-318, Mar. 2005.
[4]
ITRS, "International Technology Roadmap for Semiconductors," 2007. {Online}. Available: www.itrs.net
[5]
B. Victor and K. Keutzer, "Bus encoding to prevent crosstalk delay," in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., 2001, pp. 57-63.
[6]
S. R. Sridhara and N. R. Shanbhag, "Coding for reliable on- chip buses: A class of fundamental bounds and practical codes," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 26, no. 5, pp. 977-982, May 2007.
[7]
Q. Zhang, J. Wang, and Y. Ye, "Delay and energy efficient design of on-chip encoded bus with repeaters," in Proc. Int. Conf. VLSI Des., 2008, pp.377-382.
[8]
S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 655-667, Jun. 2005.
[9]
H. Shah, P. Shiu, B. Bell, M. Aldredge, N. Sopory, and J. Davis, "Repeater insertion and wire sizing optimization for throughput-centric VLSI global interconnects," in Proc. IEEE/ACM Int. Conf. Comput.- Aided Des., 2002, pp. 280-284.
[10]
B. Vaidyanathan and Y. Xie, "Crosstalk-aware energy efficient encoding for instruction bus through code compression," in Proc. IEEE Int. SOC Conf., 2006, pp. 193-196.
[11]
Q. Zhang, J. Wang, and Y. Ye, "Low-power crosstalk avoidance encoding for on-chip data buses," in Proc. IEEE Asia Pac. Conf. Circuits Syst., 2006, pp. 1611-1614.
[12]
P. P. Sotiriadis and A. P. Chandrakasan, "A bus energy model for deep submicron technology," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 6, pp. 341-350, Jun. 2002.
- Throughput optimization for area-constrained links with crosstalk avoidance methods
Recommendations
Energy reduction through crosstalk avoidance coding in networks on chip
Commercial designs are currently integrating from 10 to 100 embedded processors in a single system on chip (SoC) and the number is likely to increase significantly in the near future. With this ever increasing degree of integration, design of ...
VLSI: an investigation into the effect of non-uniform distribution of current on crosstalk noise
EHAC'08: Proceedings of the 7th WSEAS International Conference on Electronics, Hardware, Wireless and Optical CommunicationsOn-chip interconnect has become a critical dominant factor affecting the performance and reliability of high performance integrated circuits (IC) such as system-on-a-chip (SoC). As the chip dimensions increase with chip complexity, interconnects tend to ...
Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores
In deep-submicron technologies, long interconnects play an ever-important role in determining the performance and reliability of core-based system-on-chips (SoCs). Crosstalk effects degrade the integrity of signals traveling on long interconnects and ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2010.
Publisher
IEEE Educational Activities Department
United States
Publication History
Published: 01 June 2010
Accepted: 01 March 2009
Revised: 05 September 2008
Received: 04 June 2008
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 11 Feb 2025