Cited By
View all- Shirmohammadi ZTaali M(2025)JoBiS: Joint capacitance and inductance bit stuffing CAC for interposer based multi-chip Deep Learning AcceleratorIntegration10.1016/j.vlsi.2025.102347(102347)Online publication date: Feb-2025
- Liu SJi L(2024)Combinatorial constructions of optimal low-power error-correcting cooling codesDesigns, Codes and Cryptography10.1007/s10623-024-01391-092:8(2235-2252)Online publication date: 4-Apr-2024
- Najafi ANajafi ANevarez YGarcia-Ortiz A(2022)Learning-Based On-Chip Parallel Interconnect Delay Estimation2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST)10.1109/MOCAST54814.2022.9837716(1-6)Online publication date: 8-Jun-2022
- Show More Cited By