default search action
18. VDAT 2014: Coimbatore, India
- 18th International Symposium on VLSI Design and Test, VDAT 2014, Coimbatore, India, July 16-18, 2014. IEEE 2014, ISBN 978-1-4799-5088-1
- Sreehari Rao Patri, Suresh Alapati, Surendra Chowdary, K. S. R. Krishna Prasad:
250mA ultra low drop out regulator with high slew rate double recycling folded cascode error amplifier. 1-5 - Sanjay Singh
, Sumeet Saurav, Ravi Saini, Anil K. Saini, Chandra Shekhar, Anil Vohra:
Automatic real-time extraction of focused regions in a live video stream using edge width information. 1-2 - Kunal Banerjee, Chittaranjan A. Mandal, Dipankar Sarkar:
Extending the scope of translation validation by augmenting path based equivalence checkers with SMT solvers. 1-6 - Partha De, Kunal Banerjee, Chittaranjan A. Mandal:
A BDD based secure hardware design method to guard against power analysis attacks. 1-2 - Mohammad Shueb Romi, Naushad Alam
An analytical delay model for CMOS Inverter-Transmission Gate structure. 1-6 - Deep Kishore Parsediya
Modeling and simulation of variable thickness based stepped MEMS cantilever designs for biosensing and pull-in voltage optimization. 1-2 - Sabyasachee Banerjee
A thermal aware 3D IC partitioning technique. 1-6 - Pranav Narayan Gour, Sujay Narumanchi, Sumeet Saurav, Sanjay Singh
Hardware accelerator for real-time image resizing. 1-6 - Srinivasa Reddy Kotha
An LUT based RNS FIR filter implementation for reconfigurable applications. 1-6 - Radhamanjari Samanta, Adil I. Erzin
Timing-driven Steiner tree construction on uniform λ-geometry. 1-4 - M. E. Jayasanthi Ranjith
VLSI implementation of novel fast confluence ICA algorithm for signal processing applications. 1-2 - Sumit Saha, Bapi Kar
A novel architecture for QPSK modulation based on time-mode signal processing. 1-6 - Pratik Dutta
All optical implementation of Mach-Zehnder interferometer based reversible sequential circuit. 1-2 - Somak Das, Sowvik Dey:
Design of a fault tolerant low-order interleaved memory based on the concept of bubble-stack an image storage perspective. 1-6 - Ekta Prajapati, Nandakishor Yadav
Operation-aware assist circuit design for improved write performance of FinFET based SRAM. 1-6 - Mamata Panigrahy
VLSI design of fast fractal image encoder. 1-2 - Venkata Ganapathi Puppala:
A VLIW-Vector co-processor design for accelerating Basic Linear Algebraic Operations in OpenCV. 1-6 - P. Saravanan, P. Kalpana, V. Prcethisri, V. Sneha:
Power analysis attack using neural networks with wavelet transform as pre-processor. 1-6 - Soumya J.
A locally reconfigurable Network-on-Chip architecture and application mapping onto it. 1-6 - Kasturi Subramanyam, Sadulla Shaik
Tunnel FET based low voltage static vs dynamic logic families for energy efficiency. 1-2 - R. R. Manikandan, Venkata Narayana Rao Vanukuru, Anjan Chakravorty, Bharadwaj S. Amrutur:
Design and modeling of high-Q variable width and spacing, planar and 3-D stacked spiral inductors. 1-6 - Prateek Thakyal, Prabhat Mishra
Layout-aware signal selection in reconfigurable architectures. 1-6 - Vivek Kumar, Vinay B. Y. Kumar
FPGA-based implementation of M4RM for matrix multiplication over GF(2). 1-2 - Jai Gopal Pandey, Arindam Karmakar, S. Gurunarayanan:
Architectures and algorithms for image and video processing using FPGA-based platform. 1 - Vimal Kumar Singh Yadav
An analytic potential and threshold voltage model for short-channel symmetric double-gate MOSFET. 1-2 - Swagata Saha Sau, Rajat Kumar Pal:
A re-router for optimizing wire length in two-and four-layer no-dogleg channel routing. 1-6 - Pranay Samanta, Deepak Chauhan, Sujay Deb
UVM based STBUS verification IP for verifying SoC architectures. 1-2 - Narendra Kumar Meena, Hemangee K. Kapoor, Shounak Chakraborty:
A New Recursive Partitioning Multicast Routing Algorithm for 3D Network-on-Chip. 1-6 - Indrajit Das
A 45 uW 13 pJ/conv-step 7.4-ENOB 40 kS/s SAR ADC for digital microfluidic biochip applications. 1-6 - Rimpy Bishnoi, Pankaj Kumar Srivastava, Vijay Laxmi
Distributed adaptive routing for spidergon NoC. 1-6 - Antony Xavier Glittas
Pipelined FFT architectures for real-time signal processing and wireless communication applications. 1-2 - Manash Chanda
Design of sequential circuits using single-clocked Energy efficient adiabatic Logic for ultra low power application. 1-2 - Bijay Kumar Dalai, N. Karnnan, Arvind Kumar Sharma, Bulusu Anand:
An empirical delta delay model for highly scaled CMOS inverter considering Well Proximity Effect. 1-2 - Ramesh Bhakthavatchalu
Deterministic seed selection and pattern reduction in Logic BIST. 1-2 - Srinivasa Reddy Kotha
An approach for efficient FIR filter design for hearing aid application. 1-5 - P. Saidesh Kumar, M. A. Seenivasan
A 32×32 CMOS image sensor: Tested using process and temperature compensated voltage controlled current source. 1-6 - Debayan Bairagi, Soumya Pandit:
Study of reverse substrate bias effect of 22nm node epitaxial delta doped channel MOS transistor for low power SoC applications. 1-6 - Swarnendu Ray, Arnab Sarkar:
A Pseudo-Deadline Based O(1) proportional share scheduler for embedded systems. 1-2 - Amitava Ghosh
An ultra low power MICS/ISM band transmitter in 0.18 μm CMOS. 1-6 - Arighna Deb, Debesh Kumar Das:
A regular network of symmetric functions in quantum-dot cellular automata. 1-6 - Rohan Sinha, Mohammad S. Hashmi
A positive level shifter for high speed symmetric switching in flash memories. 1-5 - Navonil Chatterjee
A spare link based reliable Network-on-Chip design. 1-6 - Sumanta Pyne, Ajit Pal:
Loop unrolling with fine grained power gating for runtime leakage power reduction. 1-6 - Sreehari Rao Patri, Pavankumarsharma Devulapalli, Dhananjay Kewale, Omkar Asbe, K. S. R. Krishna Prasad:
Power optimized PLL implementation in 180nm CMOS technology. 1-2 - Rajit Karmakar, Aditya Agarwal, Santanu Chattopadhyay:
Particle Swarm Optimization guided multi-frequency power-aware System-on-Chip test scheduling using window-based peak power model. 1-6 - Sanjay Singh
FPGA-based real-time object tracker using modified particle filtering and SAD computation. 1-2 - Shipra Bassi, Manisha Pattanaik:
TID effects on retention of 0.13 μm SONOS memory cell: A device simulation approach. 1-6 - Palash Das, Bikromadittya Mondal
Signature analysis for synthesis of reversible circuit. 1-2 - Bhavit Kaushik, Ravi Saini, Anil K. Saini, Sanjay Singh
An FPGA implementation of image signature based visual-saliency detection. 1-6 - Apoorv Kumar, Hemangee K. Kapoor:
Modelling and analysis of wireless communication over Networks-on-Chip. 1-6 - Kasturi Ghosh, Baidya Nath Ray:
Design of a new high order OTA-C filter structure and its specification based testing. 1-6 - Phuong Ha Nguyen, Durga Prasad Sahoo, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty:
Cryptanalysis of Composite PUFs (Extended abstract-invited talk). 1-2 - Dilsukh Nehra, Pankaj Kumar Pal, Brajesh Kumar Kaushik
High permittivity spacer effects on junctionless FinFET based circuit/SRAM applications. 1-6 - Akhila Kamal, Bindu Boby
Design of tunnel FET based low power digital circuits. 1-2 - Fradaric Joseph, Kiran Francis, Archita Hore, Siddhanta Roy, S. Josephine, Roy P. Paily
An efficient hardware architecture for stereo disparity estimation. 1-6 - Shubhankar Majumdar
Artificial neural network modelling of ADS designed Double Pole Double Throw switch. 1-2
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-27 20:31 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: