default search action
Juanjo Noguera
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2019
- [c29]Sagheer Ahmad, Sridhar Subramanian, Vamsi Boppana, Shankar Lakka, Fu-Hing Ho, Tomai Knopp, Juanjo Noguera, Gaurav Singh, Ralph Wittig:
Xilinx First 7nm Device: Versal AI Core (VC1902). Hot Chips Symposium 2019: 1-28 - 2015
- [i1]Daniel Jiménez-González, Carlos Álvarez
, Antonio Filgueras, Xavier Martorell, Jan Langer, Juanjo Noguera, Kees A. Vissers:
Coarse-Grain Performance Estimator for Heterogeneous Parallel Computing Architectures like Zynq All-Programmable SoC. CoRR abs/1508.06830 (2015) - 2014
- [c28]Antonio Filgueras
OmpSs@Zynq all-programmable SoC ecosystem. FPGA 2014: 137-146 - 2013
- [c27]Baris Özgül, Jan Langer
Software-programmable digital pre-distortion on the Zynq SoC. VLSI-SoC 2013: 288-289 - [c26]Antonio Filgueras
Heterogeneous tasking on SMP/FPGA SoCs: The case of OmpSs and the Zynq. VLSI-SoC 2013: 290-291 - 2011
- [j7]Jorg Lotze, Suhaib A. Fahmy
A Model-Based Approach to Cognitive Radio Design. IEEE J. Sel. Areas Commun. 29(2): 455-468 (2011) - [j6]Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees A. Vissers, Zhiru Zhang
High-Level Synthesis for FPGAs: From Prototyping to Deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4): 473-491 (2011) - [c25]Kees A. Vissers, Stephen Neuendorffer, Juanjo Noguera:
Building real-time HDTV applications in FPGAs using processors, AXI interfaces and high level synthesis tools. DATE 2011: 848-850 - [c24]Joachim Meyer, Juanjo Noguera, Michael Hübner, Lars Braun, Oliver Sander, R. M. Gil, Rodney Stewart, Jürgen Becker:
Fast Start-up for Spartan-6 FPGAs using Dynamic Partial Reconfiguration. DATE 2011: 1542-1547 - [c23]Joachim Meyer, Juanjo Noguera, Michael Hübner, Rodney Stewart, Jürgen Becker:
Embedded Systems Start-Up under Timing Constraints on Modern FPGAs. FPL 2011: 103-109 - 2010
- [j5]Paul D. Sutton
Iris: an architecture for cognitive radio networking testbeds. IEEE Commun. Mag. 48(9): 114-122 (2010) - [j4]Sudarshan Banerjee, Elaheh Bozorgzadeh, Juanjo Noguera, Nikil D. Dutt
Bandwidth Management in Application Mapping for Dynamically Reconfigurable Architectures. ACM Trans. Reconfigurable Technol. Syst. 3(3): 18:1-18:30 (2010) - [c22]Paul D. Sutton
Multi-platform demonstrations using the Iris architecture for cognitive radio network testbeds. CrownCom 2010: 1-5 - [c21]Michael Hübner, Diana Göhringer, Juanjo Noguera, Jürgen Becker:
Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs. IPDPS Workshops 2010: 1-8 - [c20]Michael Hübner, Joachim Meyer, Oliver Sander, Lars Braun, Jürgen Becker, Juanjo Noguera, Rodney Stewart:
Fast Sequential FPGA Startup Based on Partial and Dynamic Reconfiguration. ISVLSI 2010: 190-194 - [c19]Joachim Meyer, Michael Hübner, Lars Braun, Oliver Sander, Juanjo Noguera, Rodney Stewart, Jürgen Becker:
FPGA Startup Through Sequential Partial and Dynamic Reconfiguration. ISVLSI (Selected papers) 2010: 289-302
2000 – 2009
- 2009
- [c18]Suhaib A. Fahmy
Generic Software Framework for Adaptive Applications on FPGAs. FCCM 2009: 55-62 - [c17]Jorg Lotze, Suhaib A. Fahmy
Development Framework for Implementing FPGA-Based Cognitive Network Nodes. GLOBECOM 2009: 1-7 - 2008
- [c16]Juanjo Noguera, Robert Esser, Katarina Paulsson, Michael Hübner, Jürgen Becker:
Towards Novel Approaches in Design Automation for FPGA Power Optimization. PATMOS 2008: 419-428 - 2007
- [c15]Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil D. Dutt
Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures. DAC 2007: 771-776 - [c14]Juanjo Noguera, Irwin O. Kennedy:
Power Reduction in Network Equipment through Adaptive Partial Reconfiguration. FPL 2007: 240-245 - 2006
- [j3]Juanjo Noguera, Rosa M. Badia
System-level power-performance tradeoffs for reconfigurable computing. IEEE Trans. Very Large Scale Integr. Syst. 14(7): 730-739 (2006) - [c13]Juanjo Noguera, Luis Baldez, Narcis Simon, Lluis Abello:
Software-friendly HW/SW co-simulation: an industrial case study. DATE Designers' Forum 2006: 100-105 - [c12]Sudarshan Banerjee, Elaheh Bozorgzadeh, Juanjo Noguera, Nikil D. Dutt
Minimizing peak power for application chains on architectures with partial dynamic reconfiguration. FPT 2006: 273-276 - 2005
- [c11]Zexin Pan, Juanjo Noguera, B. Earl Wells:
Improved Microarchitecture Support for Dynamic Task Scheduling on Reconfigurable Architectures. ERSA 2005: 182-188 - [c10]Juanjo Noguera, Rosa M. Badia
Performance and Energy Analysis of Task-Level Graph Transformation Techniques for Dynamically Reconfigurable Architectures. FPL 2005: 563-567 - 2004
- [j2]Juanjo Noguera, Rosa M. Badia:
Multitasking on reconfigurable architectures: microarchitecture support and dynamic scheduling. ACM Trans. Embed. Comput. Syst. 3(2): 385-406 (2004) - [c9]Juanjo Noguera, Rosa M. Badia:
Power-performance trade-offs for reconfigurable computing. CODES+ISSS 2004: 116-121 - 2003
- [c8]Juanjo Noguera, Rosa M. Badia:
System-level power-performance trade-offs in task scheduling for dynamically reconfigurable architectures. CASES 2003: 73-83 - 2002
- [j1]Juanjo Noguera, Rosa M. Badia
HW/SW codesign techniques for dynamically reconfigurable architectures. IEEE Trans. Very Large Scale Integr. Syst. 10(4): 399-415 (2002) - [c7]Juanjo Noguera, Rosa M. Badia:
Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures. CODES 2002: 205-210 - 2001
- [c6]Juanjo Noguera, Rosa M. Badia
A HW/SW partitioning algorithm for dynamically reconfigurable architectures. DATE 2001: 729 - 2000
- [c5]Juanjo Noguera, Rosa M. Badia
Configuration Prefetching for Non-deterministic Event Driven Multi-context Schedulers. FPL 2000: 842-845 - [c4]Josep Solé-Pareta
Modelling and Performance Evaluation of a National Scale Switchless Based Network. INTERWORKING 2000: 337-347 - [c3]Juanjo Noguera, Rosa M. Badia
Run-Time HW/SW Codesign for Discrete Event Systems using Dynamically Reconfigurable Architectures. ISSS 2000: 100-106
1990 – 1999
- 1999
- [c2]Juanjo Noguera, Rosa M. Badia
Reconfigurable Computing: An Innovative Solution for Multimedia and Telecommunication Networks Simulation. EUROMICRO 1999: 2367-2374 - [c1]Juanjo Noguera, Rosa M. Badia, Jordi Domingo-Pascual, Josep Solé-Pareta
A HW/SW Codesign-Based Reconfigurable Environment for Telecommunication Network Simulation. FPL 1999: 456-461
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-25 05:49 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: