default search action
12th SIES 2017: Toulouse, France
- 12th IEEE International Symposium on Industrial Embedded Systems, SIES 2017, Toulouse, France, June 14-16, 2017. IEEE 2017, ISBN 978-1-5386-3166-9
- Chao Chen, Jacopo Panerati
, Imane Hafnaoui, Giovanni Beltrame:
Static probabilistic timing analysis with a permanent fault detection mechanism. 1-10 - Amal Ben Ameur, Didier Martinot, Patricia Guitton-Ouhamou, Valerio Frascolla
Power and performance aware electronic system level design. 1-4 - Razi Seyyedi, Mohamed Tagelsir Mohammadat, Maher Fakih, Kim Grüttner, Johnny Öberg, Duncan Graham:
Towards virtual prototyping of synchronous real-time systems on noc-based MPSoCs. 1-4 - Xinhai Zhang, Naveen Mohan
Architecture exploration for distributed embedded systems: a gap analysis in automotive domain. 1-10 - Christian Fibich
HLshield: a reliability enhancement framework for high-level synthesis. 1-10 - Kevin Delmas, Remi Delmas, Claire Pagetti:
SMT-based architecture modelling for safety assessment. 1-8 - Aakash Soni
Work in progress paper: pessimism analysis of network calculus approach on AFDX networks. 1-4 - Ahmet Batur, Klaus Werner Schmidt, Ece Guran Schmidt
Offset assignment on controller area network: improved algorithms and computational evaluation. 1-9 - Boutheina Maaloul, Abdelmalik Taleb-Ahmed, Smaïl Niar, Naim Harb, Carlos Valderrama:
Adaptive video-based algorithm for accident detection on highways. 1-6 - Rola El Osta
Minimizing the aperiodic responsiveness in energy harvesting devices. 1-6 - Federico Busato, Nicola Bombieri:
A performance, power, and energy efficiency analysis of load balancing techniques for GPUs. 1-8 - Alessio Balsini, Marco Di Natale, Marco Celia, Vassilios A. Tsachouridis:
Generation of simulink monitors for control applications from formal requirements. 1-9 - Emilie Deroche, Jean-Luc Scharbarg, Christian Fraboul:
A greedy heuristic for distributing hard real-time applications on an IMA architecture. 1-8 - Kuan-Hsun Chen
Probabilistic schedulability tests for uniprocessor fixed-priority scheduling under soft errors. 1-8 - David Trilla, Carles Hernández
Modelling bus contention during system early design stages. 1-8 - Georgeta Igna, Laurent Dieudonné, Sebastian Voss, Bernhard Schätz:
Model-based deployment generation for safety-critical avionics systems. 1-8 - George Tsamis, Miltos D. Grammatikakis
Soft real-time smartphone ECG processing. 1-4 - Alain Rossignol:
Keynote talks. 1-2 - Long Cheng, Zhihao Zhao
Hyper-periodic thermal management for hard real-time systems. 1-8 - Naim Harb, Carlos Valderrama, Jonathan Pisane
FPGA-based digital tunable wireless transceiver for the TETRA-TETRAPOL bands. 1-8 - Mehmet Ertug Afsin, Klaus Werner Schmidt, Ece Guran Schmidt
C3: configurable CAN FD controller: architecture, design and hardware implementation. 1-9 - Yohan Baga, Morgane Richaud, Fakhreddine Ghaffari, Etienne Zante, David Declercq, Michael Nahmiyace:
Probabilistic model of AFDX frames reception for end system backlog assessment. 1-6 - Florian Gerstmayer, Jürgen Hausladen, Michael Kramer, Martin Horauer:
Binary protection framework for embedded systems. 1-8 - Suzana Milutinovic
On uses of extreme value theory fit for industrial-quality WCET analysis. 1-6 - Claude-Pierre Jeannerod, Christophe Monat, Laurent Thévenoux:
More accurate complex multiplication for embedded processors. 1-4 - Irune Agirre
On the tailoring of CAST-32A certification guidance to real COTS multicore architectures. 1-8
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-22 19:31 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by: