GC9102 Application Notes Ver05 - 20150306
GC9102 Application Notes Ver05 - 20150306
GC9102 Application Notes Ver05 - 20150306
GC9102
Application Notes
Version:05
Date:March06, 2015
GALAXYCORE CORP.
11F,Duilding2 No.560 Shengxia Road,
Pudong New Area,shanghai,P.R.China
Tel:86-21-51083755 ,Fax:86-21-58968522
http://www.gcoreinc.com
GC9102
contents
1. IVO1.77 PANAL ................................................................................. 2
1.1IVO1.77FPC Application Circuit ................................................................... 2
1.2 IVO1.77Init Code ........................................................................................ 3
2. CMO1.77 PANAL .............................................................................. 9
2.1 CMO1.77FPC Application Circuit ................................................................ 9
2.2 CMO1.77Init Code .................................................................................... 10
3. HSD1.77 PANAL ............................................................................. 17
3.1 HSD1.77FPC Application Circuit................................................................ 17
3.2 HSD1.77Init Code ..................................................................................... 18
4. CPT1.44 PANAL .............................................................................. 24
4.1 CPT1.44FPC Application Circuit ................................................................ 24
4.2 CPT1.44Init Code ...................................................................................... 25
5. TM1.44 PANAL ................................................................................ 31
5.1 TM1.44FPC Application Circuit ................................................................. 31
5.2 TM1.44Init Code....................................................................................... 32
6. Revision History ................................................................................ 37
Page 1 of 37
SPIW4
0
0
0
0
0
1
IM2
1
1
1
1
0
0
IM1
0
0
1
1
IM0
0
1
0
1
IM0
IM1
P68
SPI4W
VCC
RD
D/CX
IOVCC
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB1
DB3
DB5
DB7
DB6
DB4
DB2
IM2
DB0
WR
IOVCC
MCU-Interface
MCU 8-bit bus interface
MCU 16-bit bus interface
MCU 9-bit bus interface
MCU 18-bit bus interface
3-wire SPI
4-wire SPI
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
P68
0
0
0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
VCOM
SPI4W
38PIN
Page 2 of 37
IM2
WR
VCOM
VGL
VCL
AVDD
IOVCC
DB0
DB6
DB4
DB2
RESX
RD
D/CX
IOVCC
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB1
DB3
DB5
DB7
VCC
IOVCC
IOVCC
IM0
IM1
P68
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
VCOM
EXTC
IM0
IM1
P68
DUMMY
DUMMY
SRGB
SMX
SMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
GM1
GM0
DUMMY
DUMMY
SPI4W
TSETOP[4]
OSC
VDD
VDD
AGND
AGND
RD/X
D/CX
TESEL
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D1
D3
D5
D7
TE
RESX
CSX
D6
D4
D2
IM2
D0
WRX
DUMMY
DUMMY
DUMMY
DUMMY
DGND
DGND
VDDI
VDDI
VPP
GVDD
VCC
DUMMY
AVDD
AVDD
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
AGND
VCL
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
VGL
VGH
VCOMH
VCOML
VCOM
GC9102
1. IVO1.77 PANAL
GC9102
control
setting--------------------------------//
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0x3a);
LCD_ GC9102_DATA(0x05);
LCD_ GC9102_CMD(0x36);
LCD_ GC9102_DATA(0xC0);
LCD_ GC9102_CMD(0xb4);
LCD_ GC9102_DATA(0x00);
Page 3 of 37
GC9102
GC9102
LCD_ GC9102_CMD(0xe5);
LCD_ GC9102_DATA(0x10);
//-----------------------end Power Control Registers Initial------------------//
//-------------------------display
window 128X160-------------------------//
LCD_ GC9102_DATA(0x01);
LCD_ GC9102_CMD(0xf2);
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xf3);
LCD_ GC9102_DATA(0x45);
LCD_ GC9102_CMD(0xf4);
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xf5);
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xf7);
LCD_ GC9102_DATA(0x35);
LCD_ GC9102_CMD(0xf8);
LCD_ GC9102_DATA(0x10);
LCD_ GC9102_CMD(0xf9);
LCD_ GC9102_DATA(0x74);
LCD_ GC9102_CMD(0xfa);
LCD_ GC9102_DATA(0x44);
LCD_ GC9102_CMD(0xfb);
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xfc);
LCD_ GC9102_DATA(0x00);
Page 6 of 37
GC9102
GC9102
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0f);
delayms(20);
LCD_ GC9102_CMD(0x10);
delayms(120);
}
void LCD_Exit Sleep(void)
{
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x00);
delayms(20);
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
}
Page 8 of 37
GC9102
SPIW4
0
0
0
0
0
1
IM2
1
1
1
1
0
0
IM1
0
0
1
1
IM0
0
1
0
1
IM0
IM1
P68
SPI4W
VCC
RD
D/CX
IOVCC
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB1
DB3
DB5
DB7
DB6
DB4
DB2
IM2
DB0
WR
IOVCC
MCU-Interface
MCU 8-bit bus interface
MCU 16-bit bus interface
MCU 9-bit bus interface
MCU 18-bit bus interface
3-wire SPI
4-wire SPI
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
P68
0
0
0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
VCOM
SPI4W
38PIN
Page 9 of 37
WR
IM2
VCOM
VGL
VCL
AVDD
IOVCC
DB0
DB6
DB4
DB2
RESX
RD
D/CX
IOVCC
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB1
DB3
DB5
DB7
VCC
IOVCC
IOVCC
IM0
IM1
P68
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
VCOM
EXTC
IM0
IM1
P68
DUMMY
DUMMY
SRGB
SMX
SMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
GM1
GM0
DUMMY
DUMMY
SPI4W
TSETOP[4]
OSC
VDD
VDD
AGND
AGND
RD/X
D/CX
TESEL
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D1
D3
D5
D7
TE
RESX
CSX
D6
D4
D2
IM2
D0
WRX
DUMMY
DUMMY
DUMMY
DUMMY
DGND
DGND
VDDI
VDDI
VPP
GVDD
VCC
DUMMY
AVDD
AVDD
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
AGND
VCL
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
VGL
VGH
VCOMH
VCOML
VCOM
GC9102
2. CMO1.77 PANAL
GC9102
control
setting------------------------------//
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0x3a);
LCD_ GC9102_DATA(0x05);
LCD_ GC9102_CMD(0x36);
LCD_ GC9102_DATA(0xC0);
LCD_ GC9102_CMD(0xb4);
LCD_ GC9102_DATA(0x00);
Page 10 of 37
GC9102
GC9102
LCD_ GC9102_CMD(0xed);
LCD_ GC9102_DATA(0x11);
LCD_ GC9102_CMD(0xe4);
LCD_ GC9102_DATA(0xc5);
LCD_ GC9102_CMD(0xe2);
LCD_ GC9102_DATA(0x80);
LCD_ GC9102_CMD(0xa3);
LCD_ GC9102_DATA(0x09);
LCD_ GC9102_CMD(0xe3);
LCD_ GC9102_DATA(0x07);
LCD_ GC9102_CMD(0xe5);
LCD_ GC9102_DATA(0x10);
//-----------------------end Power Control Registers Initial--------------------//
//------------------------display
window 128X160----------------------------//
GC9102
GC9102
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xf9);
LCD_ GC9102_DATA(0x60);
LCD_ GC9102_CMD(0xfa);
LCD_ GC9102_DATA(0x22);
LCD_ GC9102_CMD(0xfb);
LCD_ GC9102_DATA(0x04);
LCD_ GC9102_CMD(0xfc);
LCD_ GC9102_DATA(0x00);
//---------------------------------end gamma setting------------------------------//
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
LCD_ GC9102_CMD(0x2c);
}
void LCD_Enter Sleep(void)
{
LCD_ GC9102_CMD(0x28);
delayms(200);
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
Page 14 of 37
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x08);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0c);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0e);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0f);
delayms(20);
LCD_ GC9102_CMD(0x10);
delayms(120);
}
void LCD_Exit Sleep(void)
{
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0xe9);
Page 15 of 37
GC9102
LCD_ GC9102_DATA(0x00);
delayms(20);
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
}
Page 16 of 37
GC9102
IM2
1
1
1
1
0
0
IM1
0
0
1
1
IM0
0
1
0
1
-
U3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
SPIW4
0
0
0
0
0
1
GND
GND
GM1
GM0
NC
NC
IM0
IM1
IM2
IM3/SPI4W
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SDO
SDA
RST
CS
RS
WR
RD
TE
IOVCC
VCI
GND
NC
P68
0
0
0
0
MCU-Interface
MCU 8-bit bus interface
MCU 16-bit bus interface
MCU 9-bit bus interface
MCU 18-bit bus interface
3-wire SPI
4-wire SPI
FULLTEST_PIN60
Page 17 of 37
RST
CS
RS
WR
RD
TE
IOVCC
VCI
IM0
IM1
IM2
SPI4W
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
GM1
GM0
VCI
IOVCC
DB0
DB6
DB4
DB2
VCOM
WR
IM2
TE
RST
CS
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB1
DB3
DB5
DB7
SPI4W
RD
RS
TEST3
GM1
GM0
VCOM
IOVCC
IM0
IM1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
DUMMY
VCOM
NC
VCOM
EXTC
IM0
IM1
P68
DUMMY
DUMMY
SRGB
SMX
SMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
GM1
GM0
DUMMY
DUMMY
SPI4W
DUMMY
OSC
VCI
VDD
VDD
AGND
AGND
AGND
RDX
D/CX
TESEL
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D1
D3
D5
D7
TE
RESX
CSX
D6
D4
D2
IM2
D0
WRX
DUMMY
DUMMY
DUMMY
DUMMY
DGND
DGND
DGND
VDDI
VDDI
VDDI
VPP
GVDD
RVDD
DUMMY
AVDD
AVDD
AVDD
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
AGND
VCL
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
VGL
VGH
VCOMH
VCOML
VCOM
VCOM
VCOM
NC
NC
VCOM
NC
NC
GC9102
3. HSD1.77 PANAL
GC9102
control
setting-----------------------------//
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0x3a);
LCD_ GC9102_DATA(0x05);
LCD_ GC9102_CMD(0x36);
LCD_ GC9102_DATA(0xC8);
LCD_ GC9102_CMD(0xb4);
LCD_ GC9102_DATA(0x00);
Page 18 of 37
GC9102
GC9102
LCD_ GC9102_CMD(0xed);
LCD_ GC9102_DATA(0x11);
LCD_ GC9102_CMD(0xe4);
LCD_ GC9102_DATA(0xc5);
LCD_ GC9102_CMD(0xe2);
LCD_ GC9102_DATA(0x80);
LCD_ GC9102_CMD(0xe5);
LCD_ GC9102_DATA(0x10);
//----------------------end Power Control Registers Initial-----------------//
//-----------------------display
window 128X160--------------------------//
GC9102
GC9102
LCD_ GC9102_DATA(0x36);
LCD_ GC9102_CMD(0xFB);
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xFC);
LCD_ GC9102_DATA(0x00);
//-------------------------------end gamma setting-----------------------------//
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
LCD_ GC9102_CMD(0x2c);
}
void LCD_Enter Sleep(void)
{
LCD_ GC9102_CMD(0x28);
delayms(200);
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x08);
delayms(20);
LCD_ GC9102_CMD(0xe9);
Page 22 of 37
LCD_ GC9102_DATA(0x0c);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0e);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0f);
delayms(20);
LCD_ GC9102_CMD(0x10);
delayms(120);
}
void LCD_Exit Sleep(void)
{
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x00);
delayms(20);
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
Page 23 of 37
GC9102
IM2
1
1
1
1
0
0
IM1
0
0
1
1
IM0
0
1
0
1
-
U3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
SPIW4
0
0
0
0
0
1
GND
GND
GM1
GM0
NC
NC
IM0
IM1
IM2
IM3/SPI4W
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SDO
SDA
RST
CS
RS
WR
RD
TE
IOVCC
VCI
GND
NC
P68
0
0
0
0
MCU-Interface
MCU 8-bit bus interface
MCU 16-bit bus interface
MCU 9-bit bus interface
MCU 18-bit bus interface
3-wire SPI
4-wire SPI
FULLTEST_PIN60
Page 24 of 37
RST
CS
RS
WR
RD
TE
IOVCC
VCI
IM0
IM1
IM2
SPI4W
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
GM1
GM0
VCI
IOVCC
DB0
DB6
DB4
DB2
VCOM
WR
IM2
TE
RST
CS
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB1
DB3
DB5
DB7
SPI4W
RD
RS
TEST3
GM1
GM0
VCOM
IOVCC
IM0
IM1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
DUMMY
VCOM
NC
VCOM
EXTC
IM0
IM1
P68
DUMMY
DUMMY
SRGB
SMX
SMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
GM1
GM0
DUMMY
DUMMY
SPI4W
DUMMY
OSC
VCI
VDD
VDD
AGND
AGND
AGND
RDX
D/CX
TESEL
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D1
D3
D5
D7
TE
RESX
CSX
D6
D4
D2
IM2
D0
WRX
DUMMY
DUMMY
DUMMY
DUMMY
DGND
DGND
DGND
VDDI
VDDI
VDDI
VPP
GVDD
RVDD
DUMMY
AVDD
AVDD
AVDD
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
AGND
VCL
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
VGL
VGH
VCOMH
VCOML
VCOM
VCOM
VCOM
NC
NC
VCOM
NC
NC
GC9102
4. CPT1.44 PANAL
GC9102
control
setting-----------------------------//
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0x3a);
LCD_ GC9102_DATA(0x05);
LCD_ GC9102_CMD(0x36);
LCD_ GC9102_DATA(0xC8);
LCD_ GC9102_CMD(0xb4);
LCD_ GC9102_DATA(0x00);
Page 25 of 37
GC9102
GC9102
LCD_ GC9102_CMD(0xed);
LCD_ GC9102_DATA(0x11);
LCD_ GC9102_CMD(0xe4);
LCD_ GC9102_DATA(0xc5);
LCD_ GC9102_CMD(0xe2);
LCD_ GC9102_DATA(0x80);
LCD_ GC9102_CMD(0xe5);
LCD_ GC9102_DATA(0x10);
//---------------------end Power Control Registers Initial------------------//
//-----------------------display
window 128X160-------------------------//
GC9102
GC9102
LCD_ GC9102_CMD(0xFA);
LCD_ GC9102_DATA(0x25);
LCD_ GC9102_CMD(0xFB);
LCD_ GC9102_DATA(0x00);
LCD_ GC9102_CMD(0xFC);
LCD_ GC9102_DATA(0x00);
//-------------------------------end gamma setting----------------------------//
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
LCD_ GC9102_CMD(0x2c);
}
void LCD_Enter Sleep(void)
{
LCD_ GC9102_CMD(0x28);
delayms(200);
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x08);
delayms(20);
Page 29 of 37
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0c);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0e);
delayms(20);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x0f);
delayms(20);
LCD_ GC9102_CMD(0x10);
delayms(120);
}
void LCD_Exit Sleep(void)
{
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0xe9);
LCD_ GC9102_DATA(0x00);
delayms(20);
LCD_ GC9102_CMD(0x11);
delayms(120);
Page 30 of 37
GC9102
SPIW4
0
0
0
0
0
1
IM2
1
1
1
1
0
0
IM1
0
0
1
1
IM0
0
1
0
1
-
U3
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
P68
0
0
0
0
-
GND
GND
GM1
GM0
NC
NC
IM0
IM1
IM2
IM3/SPI4W
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
SDO
SDA
RST
CS
RS
WR
RD
TE
IOVCC
VCI
GND
NC
MCU-Interface
MCU 8-bit bus interface
MCU 16-bit bus interface
MCU 9-bit bus interface
MCU 18-bit bus interface
3-wire SPI
4-wire SPI
FULLTEST_PIN60
Page 31 of 37
RST
CS
RS
WR
RD
TE
IOVCC
VCI
IM0
IM1
IM2
SPI4W
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
GM1
GM0
VCOM
SPI4W
VCOM
IOVCC
GM0
GM1
IM1
IM0
IM2
VCI
D2
D4
D6
CSX
RESX
TE
D7
D5
D3
D1
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
DCX
RDX
WR
D0
IOVCC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
Dummy
Dummy
VCOM
VCOM
VCOML
VCOML
VCOMH
VCOMH
DUMMY
VGH
DUMMY
VGL
VGL
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
VCL
VCL
AGND
AGND
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
VCORE
VCORE
GVDDP
GVDDP
VPP
VPP
IOVCC
IOVCC
DGND
DGND
DUMMY
DUMMY
DUMMY
DUMMY
WR
D<0>
IM<2>
D<2>
D<4>
D<6>
CSX
RESX
TE
D<7>
D<5>
D<3>
D<1>
D<8>
D<9>
D<10>
D<11>
D<12>
D<13>
D<14>
D<15>
D<16>
D<17>
DCX
RDX
AGND
AGND
AGND
VCI
VCI
VCI
OSC_TEST
SPI4W
DUMMY
DUMMY
GM<0>
GM<1>
DUMMY
DUMMY
LCM
DUMMY
DUMMY
DUMMY
DUMMY
DUMMY
SMY
SMX
SRGB
DUMMY
DUMMY
P68
IM<1>
IM<0>
EXTC
VCOM
VCOM
DUMMY
DUMMY
GC9102
LCD_ GC9102_CMD(0x29);
5. TM1.44 PANAL
GC9102
control setting-------------------------------//
LCD_ GC9102_CMD(0xfe);
LCD_ GC9102_CMD(0xef);
LCD_ GC9102_CMD(0x3a);
LCD_ GC9102_DATA(0x05);
LCD_ GC9102_CMD(0x36);
LCD_ GC9102_DATA(0xC8);
LCD_ GC9102_CMD(0xb4);
LCD_ GC9102_DATA(0x00);
Page 32 of 37
GC9102
Page 33 of 37
GC9102
LCD_ GC9102_CMD(0xe7);
LCD_ GC9102_DATA(0x94);
LCD_ GC9102_DATA(0x88);
LCD_ GC9102_CMD(0xed);
LCD_ GC9102_DATA(0x11);
LCD_ GC9102_CMD(0xe4);
LCD_ GC9102_DATA(0xc5);
LCD_ GC9102_CMD(0xe2);
LCD_ GC9102_DATA(0x80);
LCD_ GC9102_CMD(0xe3);
LCD_ GC9102_DATA(0x07);
LCD_ GC9102_CMD(0xe5);
LCD_ GC9102_DATA(0x10);
//---------------------end Power Control Registers Initial---------------------//
//-----------------------display
window 128X160----------------------------//
Page 34 of 37
GC9102
GC9102
LCD_ GC9102_DATA(0x37);//(kn1<<4)|kn0;
LCD_ GC9102_CMD(0xf8);
LCD_ GC9102_DATA(0x66);//(kn3<<4)|kn2;
LCD_ GC9102_CMD(0xf9);
LCD_ GC9102_DATA(0x65);//(kn5<<4)|kn4;
LCD_ GC9102_CMD(0xfa);
LCD_ GC9102_DATA(0x23);//(rn1<<4)|rn0;
LCD_ GC9102_CMD(0xfb);
LCD_ GC9102_DATA(0x04);//vrn0
LCD_ GC9102_CMD(0xfc);
LCD_ GC9102_DATA(0x00);//vrn1
//-------------------------------end gamma setting---------------------------//
LCD_ GC9102_CMD(0x11);
delayms(120);
LCD_ GC9102_CMD(0x29);
LCD_ GC9102_CMD(0x2c);
Page 36 of 37
6. Revision History
Version No.
Date
Page Description
V01
V02
V03
V04
V05
2013/07/05
2014/03/24
2014/09/01
2015/01/30
2015/03/06
All
All
All
All
All
New version
Add cmo1.77 init code
Modify all init code
Modify all init code
Add TM1.44 init code
Page 37 of 37
GC9102