Nothing Special   »   [go: up one dir, main page]

WO2010030101A2 - Electrostatic chuck comprising a double buffer layer (dbl) to reduce thermal stress - Google Patents

Electrostatic chuck comprising a double buffer layer (dbl) to reduce thermal stress Download PDF

Info

Publication number
WO2010030101A2
WO2010030101A2 PCT/KR2009/005068 KR2009005068W WO2010030101A2 WO 2010030101 A2 WO2010030101 A2 WO 2010030101A2 KR 2009005068 W KR2009005068 W KR 2009005068W WO 2010030101 A2 WO2010030101 A2 WO 2010030101A2
Authority
WO
WIPO (PCT)
Prior art keywords
buffer layer
electrostatic chuck
layer
thermal stress
insulating member
Prior art date
Application number
PCT/KR2009/005068
Other languages
French (fr)
Korean (ko)
Other versions
WO2010030101A3 (en
Inventor
최진식
최정덕
Original Assignee
주식회사 코미코
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 코미코 filed Critical 주식회사 코미코
Priority to CN2009801358995A priority Critical patent/CN102150252B/en
Publication of WO2010030101A2 publication Critical patent/WO2010030101A2/en
Publication of WO2010030101A3 publication Critical patent/WO2010030101A3/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6831Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
    • H01L21/6833Details of electrostatic chucks
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02NELECTRIC MACHINES NOT OTHERWISE PROVIDED FOR
    • H02N13/00Clutches or holding devices using electrostatic attraction, e.g. using Johnson-Rahbek effect

Definitions

  • the present invention relates to an electrostatic chuck including a double buffer layer that suppresses the generation and propagation of cracks due to thermal stress. More specifically, thermal stress is absorbed by the first buffer layer formed at the point where thermal stress occurs in the electrostatic chuck, and generation of cracks is suppressed, and propagation of cracks generated by the second buffer layer is suppressed, The present invention relates to an electrostatic chuck in which crack generation and propagation due to thermal stress generation are minimized and thus life is extended.
  • a deposition process such as chemical vapor deposition (CVD) or an etching process such as reactive ion etching (RIE) is performed.
  • CVD chemical vapor deposition
  • RIE reactive ion etching
  • an electrostatic chuck (ESC) is included in the deposition chamber or the etching chamber to fix the substrate in place.
  • FIG. 1 is a cross-sectional view showing the configuration of a conventional electrostatic chuck.
  • the conventional electrostatic chuck 100 is embedded in an aluminum body 101 as a base substrate, a ceramic substrate 102 for fixing a substrate seated on an upper surface, and a ceramic substrate 102 to be electrostatically charged.
  • the electrode 103 includes a terminal 103 for generating a high voltage, a terminal 104 for applying a high voltage to the electrode 103, and an insulating member 105 surrounding the outside of the terminal 104.
  • the electrostatic chuck 100 is operated by the electrode 103 generating an electrostatic force when a high voltage from an external power source is transmitted to the electrode 103 through the terminal 104. That is, the electrostatic force is transmitted to the upper surface of the ceramic substrate 102, the substrate can be fixed and maintained.
  • the ceramic substrate 102 receives heat to generate a thermal stress (thermal stress due to plasma temperature) to shorten the life of the electrostatic chuck. Specifically, heat generated in the ceramic substrate 102 by the plasma is transferred to the aluminum body 101, thereby causing the aluminum body 101 to thermally expand. At this time, the thermal stress is generated by the difference in the coefficient of thermal expansion between the aluminum body 101, the ceramic substrate 102, and the insulating member 105, the thermal stress is the portion A of FIG. Maximum at the end of the interface between the insulating members 105.
  • One embodiment of the present invention for improving the problems related to the life shortening of the electrostatic chuck as described above provides an electrostatic chuck having first and second buffer layers capable of absorbing the thermal stress of the body portion of the electrostatic chuck.
  • Another embodiment of the present invention provides a method of manufacturing the electrostatic chuck.
  • the electrostatic chuck according to an object of the present invention is partially through a body portion having a through hole, an insertion hole corresponding to the through hole and corresponding to the through hole and partially through the insertion hole.
  • the connecting terminal connected to the electrode through the through hole and the insertion hole and the insulating member to electrically insulate the connecting terminal and the body portion
  • a first buffer layer disposed on at least a portion of the interface between the terminal portion and the body portion and the insulating member to block the thermal stress from being transferred to the insulating member, and on at least a portion of the boundary portion between the body portion and the base portion.
  • a second buffer layer which blocks thermal stress from being transferred to the insulating member.
  • the first buffer layer may be further disposed on an interface between the base portion and the insulating member, and the first buffer layer and the second buffer layer include a ceramic material.
  • the thicknesses of the first buffer layer and the second buffer layer may have a range of 100 ⁇ m to 250 ⁇ m.
  • the surface roughness of the first buffer layer may be in the range of 0.1 ⁇ m to 2 ⁇ m, and the surface roughness of the second buffer layer may have a range of 3 ⁇ m to 7 ⁇ m.
  • the porosity of the first buffer layer and the second buffer layer is equal to or greater than the porosity of the ceramic base portion, for example, may have a porosity of about 2 to 10%.
  • a body portion having a through hole, and having a first buffer layer corresponding to the through hole and absorbing the thermal stress of the body portion on an outer surface thereof.
  • Prepare the terminal part The terminal part is inserted into the through hole so as to be exposed to an upper surface of the body part, and a second buffer layer is formed on an upper surface of at least a portion of the body part and an upper surface of at least a portion of the first buffer layer.
  • a lower base layer is formed on the buffer layer to expose the top surface of the terminal portion, and an electrode layer is formed on the lower base layer in contact with the top surface of the terminal portion.
  • An upper base layer is formed on the lower base layer and the electrode layer to complete the electrostatic chuck.
  • the first and second buffer layers may be coated in an atmospheric plasma spraying process.
  • the thermal stress is absorbed by the buffer layer included in the electrostatic chuck, thereby minimizing the occurrence of cracks due to thermal stress, thereby extending the life of the electrostatic chuck.
  • thermal stress is absorbed by the first buffer layer included in the electrostatic chuck to suppress the generation of cracks due to thermal stress, and even if cracks are generated, the propagation of the electrostatic chuck is suppressed by the second buffer layer. The life can be extended even further.
  • FIG. 1 is a cross-sectional view showing the configuration of a conventional electrostatic chuck.
  • FIG. 2 is a cross-sectional view showing the configuration of an electrostatic chuck according to an embodiment of the present invention.
  • first and second may be used to describe various components, but the components should not be limited by the terms. The terms are used only for the purpose of distinguishing one component from another.
  • the first component may be referred to as the second component, and similarly, the second component may also be referred to as the first component.
  • FIG. 2 is a cross-sectional view showing the configuration of an electrostatic chuck according to an embodiment of the present invention.
  • the electrostatic chuck 200 is formed on the body portion 201 and the body portion 201 as a base substrate and is embedded therein while fixing and maintaining a processing object (not shown) such as a substrate.
  • a base plate 202 having an electrode layer 203 for generating an electrostatic force, a terminal 204 for transmitting a high voltage applied from an external power source to the electrode layer 203, and an insulating member 205 surrounding the outside of the terminal 204.
  • a first buffer layer 206a and a base portion 202 disposed on at least a portion of the terminal portion including the terminal portion and the interface between the body portion 201 and the insulating member 205 and the boundary portion between the base portion 202 and the insulating member 205.
  • a second buffer layer 206b formed in a region including an interface between the insulating member 205 and the insulating member 205.
  • the body portion 201 is made of a conductive material such as aluminum, and functions as a base substrate of the electrostatic chuck 200.
  • the through hole 207 may be formed in the center of the body portion 201 so that the terminal 204 constituting the electrode portion and the insulating member 205 can be inserted therethrough.
  • the base portion 202 is a dielectric having a predetermined dielectric constant, and may be formed on the body portion 201 by an Atmospherically Plasma Spray (APS) coating method.
  • Base 202 may comprise a ceramic.
  • the ceramics include Al 2 O 3 , Y 2 O 3 , Al 2 O 3 / Y 2 O 3 , ZrO 2 , AlC, TiN, AlN, TiC, MgO, CaO, CeO 2 , TiO 2 , B x C y , BN, SiO 2 , SiC, YAG, Mullite, AlF 3 and the like. At this time, these ceramics can be used individually or in combination.
  • the base 202 serves to fix and hold the substrate by using electrostatic force.
  • an electrode layer 203 for generating electrostatic force may be buried in the base 202.
  • the top surface of the base portion 202 is preferably horizontal to allow the substrate to be seated.
  • the electrode layer 203 may be formed to be substantially parallel to the top surface of the base portion 202.
  • An insertion groove 208 may be formed in the center portion of the base portion 202 so that the terminal 204 may be inserted to be connected to the electrode layer 203.
  • the terminal 204 may be inserted from the outside and connected to the electrode layer 203 through the through hole 208 formed in the body portion 201 and the insertion groove 208 formed in the base portion 202.
  • the electrode layer 203 is embedded in the base 202, and receives a high voltage from the terminal 204 to generate an electrostatic force on the top surface of the base 202.
  • the substrate may be seated on the upper surface of the base 202 by the generated electrostatic force and may be fixed and maintained.
  • the electrode layer 203 is preferably made of a conductive material such as nickel.
  • the method of embedding the electrode layer 203 in the base portion 202 may be performed by first forming the lower base layer 202a by using the atmospheric plasma spray coating method, and then forming the electrode layer 203 by using the atmospheric plasma spray coating method thereon. It is preferable to form the upper base layer 202b on the secondary by using the atmospheric plasma spray coating method. At this time, the electrode layer 23 may be formed using screen printing as needed.
  • the thickness of the lower base layer 202a is preferably 400 ⁇ m to 600 ⁇ m, the thickness of the electrode layer 203 is 5 ⁇ m to 65 ⁇ m, and the thickness of the upper base layer 202 b is adjusted within the range of 400 ⁇ m to 750 ⁇ m.
  • the terminal 204 is connected to the electrode layer 203 through the through hole 208 and the insertion groove 209 and transmits a high voltage from the external power source (not shown) to the electrode layer 203.
  • the terminal 204 is preferably made of a conductive material such as tungsten, molybdenum, titanium, or the like.
  • an insulating member 205 is formed between the body portion 201 and the terminal 201.
  • the insulating member 205 insulates the body portion 201 and the terminal 204.
  • the insulating member 205 is preferably made of a ceramic sintered body. Ceramic sintered body has the advantage that can maximize the insulation because there are few pores.
  • the thickness of the insulating member 205 is set to approximately 2,000 m.
  • the surface roughness of the insulating member 205 is preferably adjusted within the range of 0.1 to 2 ⁇ m in order to reduce the occurrence of arcing by lowering the surface resistance, it is more preferably adjusted to the range of 1 ⁇ m or less.
  • the first buffer layer 206a may be formed in the electrostatic chuck 200 at the boundary between the body portion 201 and the insulating member 205 and at the boundary between the base portion 202 and the insulating member 205. It is a characteristic configuration.
  • the first buffer layer 206a may include a ceramic. Examples of the ceramics include Al 2 O 3 , Y 2 O 3 , Al 2 O 3 / Y 2 O 3 , ZrO 2 , AlC, TiN, AlN, TiC, MgO, CaO, CeO 2 , TiO 2 , B x C y , BN, SiO 2 , SiC, YAG, Mullite, AlF 3 and the like. At this time, these ceramics can be used individually or in combination.
  • the first buffer layer 206a may be formed using an Atmospherically Plasma Spray (APS) coating method.
  • APS Atmospherically Plasma Spray
  • the thickness of the first buffer layer 206a is preferably adjusted within the range of 100 ⁇ m to 250 ⁇ m, but more preferably within the range of 150 ⁇ m to 200 ⁇ m. If the thickness of the first buffer layer 206a is thicker than the thickness range, pores may be generated inside the first buffer layer 206a, and cracks may occur. If the thickness of the first buffer layer 206a is thinner than the thickness range, the first buffer layer 206a may be formed. There is a risk of not playing a role.
  • the surface roughness of the first buffer layer 206a is preferably adjusted within the range of 0.1 ⁇ m to 2 ⁇ m to reduce the occurrence of arcing by lowering the surface resistance, but more preferably adjusted to the range of 1 ⁇ m or less.
  • the first buffer layer 206a absorbs the thermal stress generated by the temperature rise of the electrostatic chuck 200 due to the plasma generated inside the chamber during the deposition process or the etching process.
  • thermal stress is generated by the expansion of the aluminum body 101 by the conduction of heat due to the temperature rise of the electrostatic chuck 100 due to the plasma temperature.
  • the thermal stress generated when the electrostatic chuck 200 receives the heat to expand the body 201 is absorbed by the first buffer layer 206a without being directly transmitted to the insulating member 205. do.
  • the first buffer layer 206a absorbs the thermal stress at the point where the thermal stress is maximum (refer to part A of FIG. 1), the body portion 201 and the insulating member ( The occurrence of cracks at the end of the interface between the 205 can be suppressed, as a result of which the life of the electrostatic chuck 200 can be extended.
  • the second buffer layer 206b is formed in the region including the interface between the base portion 202 and the insulating member 205 in the electrostatic chuck 200.
  • the region where the second buffer layer 206b is formed may include a portion of an interface between the base portion 202 and the insulating member 205 and an interface between the body portion 201 and the base portion 202.
  • the upper surface of the second buffer layer 206b may be formed to be spaced apart from the electrode layer 203 embedded in the base 202 by a predetermined distance.
  • the second buffer layer 206b may include a ceramic.
  • the ceramics include Al 2 O 3 , Y 2 O 3 , Al 2 O 3 / Y 2 O 3 , ZrO 2 , AlC, TiN, AlN, TiC, MgO, CaO, CeO 2 , TiO 2 , B x C y , BN, SiO 2 , SiC, YAG, Mullite, AlF 3 and the like. At this time, these ceramics can be used individually or in combination.
  • the second buffer layer 206b is preferably formed using an APS Atmospherically Plasma Spray coating method.
  • the thickness of the second buffer layer 206b is preferably controlled within the range of 100 ⁇ m to 250 ⁇ m, but more preferably within the range of 150 ⁇ m to 200 ⁇ m. If the thickness of the second buffer layer 206b is thicker than the thickness range, pores may be generated in the second buffer layer 206b to cause cracks, and if the thickness of the second buffer layer 206b is thinner than the thickness range of the second buffer layer 206b, There is a risk of not playing a role.
  • the surface roughness of the second buffer layer 206b is preferably adjusted within the range of 3 ⁇ m to 7 ⁇ m in order to reduce the occurrence of arcing by lowering the surface resistance, but more preferably adjusted within the range of 4 ⁇ m to 6 ⁇ m. . If the surface roughness of the second buffer layer 206b exceeds the surface roughness range, the strength of the second buffer layer 206b may drop, and the second buffer layer 206b itself may fall off, and the surface roughness may not reach the surface roughness range. In this case, the surface of the second buffer layer 206b is so smooth that there is a possibility that the lower base layer 202a formed on the second buffer layer 206b may not adhere well in the future.
  • the second buffer layer 206b plays a role of suppressing propagation of cracks generated even though the first buffer layer 206a is formed. That is, when the first buffer layer 206a does not completely absorb thermal stress, cracks may occur at the end of the interface between the body portion 201 and the insulating member 205, which is relatively brittle. It may propagate toward the base 202 and eventually damage the base 202, where the second buffer layer 206b located above the first buffer layer 206a suppresses the propagation of cracks toward the base 202. As a result, the lifespan of the electrostatic chuck 200 can be extended.
  • the thermal stress generated by forming the first buffer layer 206a and the second buffer layer 206b around the contact portion of the body portion 201 and the insulating member 205 which is the point where the thermal stress is maximized.
  • the first buffer layer 206a and the second buffer layer 206b absorb the thermal stress as described above so as to effectively perform the role of suppressing crack generation and propagation.
  • the porosity of the ceramic constituting the 206a and the second buffer layer 206b is equal to or higher than the porosity of the base portion 202, that is, the lower base layer 202a or the upper base layer 202b.
  • the porosity of the ceramic constituting the first buffer layer 206a and the second buffer layer 206b is preferably controlled in the range of 2% to 10%, more preferably in the range of 2% to 7%.
  • the porosity of the first buffer layer 206a and the second buffer layer 206b exceeds the porosity range, pores increase in the first buffer layer 206a and the second buffer layer 206b, and thus the first buffer layer 206a and If the strength of the second buffer layer 206b is lowered and even the first buffer layer 206a and the second buffer layer 206b itself fall off, and fall within the porosity range, the first buffer layer 206a and the second buffer layer 206b may fall. There is a risk of cracking in the buffer layer 206b.
  • the edge portions of the first buffer layer 206a and the second buffer layer 206b have a round shape that is not sharp or a chamfered shape. This is because when the edge portions of the first buffer layer 206a and the second buffer layer 206b have sharp shapes, stress may be concentrated at the sharp portions, thereby increasing the probability of cracking.
  • the density of the lower base layer 202a of the A region on the inclined surface of the body portion 201 is lower than that of the B region on the body portion 201 excluding the inclined surface. It may be relatively lower than the density of the base layer 202a.
  • the thickness of the region A is greater than the thickness of the region B, current leakage through the pores included in the lower base layer 202a of the region A may be reduced. Therefore, the occurrence of arcing between the body portion 201 and the electrode layer 203 can be reduced.
  • the lower base layer 202a of the region A is relatively thick even if the density of the lower base layer 202a of the region A is relatively low, the lower base layer of the interface portion between the body portion 201 and the insulating member 205. Crack generation in 202a can be prevented. Therefore, the occurrence of arcing between the body 201 and the electrode layer 203 through the crack can be reduced.
  • an adhesive layer (not shown) may be further provided between the body portion 201 and the lower base layer 202a.
  • the adhesive layer bonds the body portion 201 and the lower base layer 202a.
  • the adhesive layer has a thermal expansion rate between the thermal expansion rate of the body portion 201 and the thermal expansion rate of the lower base layer 202a, and buffers between the body portion 201 and the lower base layer 202a having different thermal expansion rates.
  • the adhesive layer may include a metal alloy. Examples of the metal alloys include nickel-aluminum alloys.
  • the upper surface of the lower base layer 202a is higher than the upper surface of the terminal 204. It is desirable to. This causes the thickness of the upper base layer 202b in the C region located above the terminal 204 to be thicker than the thickness of the upper base layer 202b in the remaining D region, so that a high voltage power supply is applied to the electrode layer 203 through the terminal 204. This is to prevent the discharge phenomenon between the electrode layer 203 and the substrate which is supported on the upper base layer 202b even if it is applied to.
  • the electrode part is inserted into the body part 201.
  • the electrode portion is composed of a terminal 204, an insulating member 205, and a first buffer layer 206a.
  • the terminal 204 is connected to an external power source for applying power when the electrostatic chuck 200 is used in the future.
  • the insulating member 205 surrounds the terminal 204 so as to insulate between the body portion 201 and the terminal 204.
  • the first buffer layer 206a is formed in a predetermined region on the insulating member 205 to suppress crack generation due to thermal stress in the electrostatic chuck 200.
  • the electrode part is manufactured by manufacturing the terminal 204 and the insulating member 205, respectively, and then inserting and fixing the terminal 204 to the insulating member 205 and then fixing the first buffer layer 206a in a predetermined region on the insulating member 205. Form to complete. In this case, it is preferable to form the first buffer layer 206a after the insulation member 205 is shaved by cutting the insulating member 205 in the region where the first buffer layer 206a is formed on the insulating member 205. Do. In addition, the edges of the terminal 204 and the insulating member 205 are preferably processed to have a round shape. In addition, in order to lower the surface roughness, after forming the first buffer layer 206a, it is preferable to polish the surface.
  • the second buffer layer 206b is formed.
  • the second buffer layer 206b is formed in some regions on the body portion 201 and some regions on the first buffer layer 206a so as to suppress crack propagation due to thermal stress in the electrostatic chuck 200.
  • the base 202 in which the electrode layer 203 is embedded is laminated on the body 201 and the second buffer layer 206b to finally complete the electrostatic chuck 200.
  • the base 202 in which the electrode layer 203 is embedded is formed by sequentially stacking the lower base layer 202a, the electrode layer 203, and the upper base layer 202b.
  • the surface of each layer is polished after being formed. It is preferable.
  • the present invention is not necessarily limited to the above masking method, and after forming the lower base layer 202a on the body portion 201, a method of removing the lower base layer 202a of the corresponding portion so that the upper surface of the terminal 204 is exposed may be used. It may be.
  • the material and the forming method of each component constituting the electrostatic chuck are the same as described above.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Jigs For Machine Tools (AREA)

Abstract

Disclosed is an electrostatic chuck (ESC) comprising a buffer layer to absorb thermal stress. The electrostatic chuck comprises: a main body having transverse holes; a base plate disposed on the upper side of said main body and including insertion holes corresponding to said transverse holes, and an electrode layer partially exposed through said insertion holes, to secure an object to be held by the electrostatic energy of said electrode layer; a terminal unit having a contact terminal connected to said electrode layer through said transverse holes and insertion holes, and insulating members for electrically insulating said contact terminal and said main body; a first buffer layer disposed at at least part of the boundary between said main body and said insulating member to block the transfer of thermal stress from said main body to said insulating members; and a second buffer layer disposed at at least part of the boundary between said main body and said base plate to block the transfer of thermal stress from said main body to said insulating members. According to the present invention, the buffer layers of the electrostatic chuck absorb thermal stress, thereby minimising cracks due to thermal stress and extending the life of the chuck.

Description

열응력 감소를 위한 이중 버퍼층을 포함하는 정전 척Electrostatic chuck with double buffer layer for thermal stress reduction
본 발명은 열응력에 의한 크랙의 발생과 전파를 억제하는 이중 버퍼층을 포함하는 정전 척에 관한 것이다. 보다 상세하게는, 정전 척에 있어서 열응력이 발생하는 지점에 형성되는 제1 버퍼층에 의해 열응력이 흡수되어 크랙의 발생이 억제되며, 제2 버퍼층에 의해서는 발생된 크랙의 전파가 억제됨으로써, 열 응력 발생에 의한 크랙 발생 및 전파가 최소화되고 그에 따라 수명이 연장되는 정전 척에 관한 것이다. The present invention relates to an electrostatic chuck including a double buffer layer that suppresses the generation and propagation of cracks due to thermal stress. More specifically, thermal stress is absorbed by the first buffer layer formed at the point where thermal stress occurs in the electrostatic chuck, and generation of cracks is suppressed, and propagation of cracks generated by the second buffer layer is suppressed, The present invention relates to an electrostatic chuck in which crack generation and propagation due to thermal stress generation are minimized and thus life is extended.
통상적으로 반도체 또는 LCD 등과 같은 평판 디스플레이의 제조 과정에서는 화학기상 증착(CVD; Chemical Vapor Deposition) 등의 증착 공정 또는 반응성 이온 식각(RIE; Reactive Ion Etching) 등의 식각 공정 등이 수행된다. 이 때, 공정의 신뢰성 확보를 위하여 증착 챔버 또는 식각 챔버 내의 소정의 위치 예를 들어 전극 상에 기판(실리콘 웨이퍼, 글래스 기판 등)을 고정시켜야 할 필요가 있다. 이를 위해, 증착 챔버 또는 식각 챔버 내에는 기판을 정 위치에 고정시키기 위한 정전 척(ESC; Electro-Static Chuck)이 포함된다. In the manufacturing process of a flat panel display such as a semiconductor or LCD, a deposition process such as chemical vapor deposition (CVD) or an etching process such as reactive ion etching (RIE) is performed. At this time, in order to secure the reliability of the process, it is necessary to fix the substrate (silicon wafer, glass substrate, etc.) to a predetermined position in the deposition chamber or the etching chamber, for example, the electrode. For this purpose, an electrostatic chuck (ESC) is included in the deposition chamber or the etching chamber to fix the substrate in place.
도 1은 종래의 정전 척의 구성을 나타내는 단면도이다. 1 is a cross-sectional view showing the configuration of a conventional electrostatic chuck.
도 1에 도시되는 바와 같이, 종래의 정전 척(100)은 베이스 기재로서의 알루미늄 바디(101), 상면에 안착되는 기판을 고정시키는 세라믹 기재(102), 세라믹 기재(102)의 내부에 매설되어 정전기력을 발생시키는 전극(103), 전극(103)에 고전압을 인가하는 단자(104), 및 단자(104)의 외부를 감싸는 절연 부재(105)를 포함한다. As shown in FIG. 1, the conventional electrostatic chuck 100 is embedded in an aluminum body 101 as a base substrate, a ceramic substrate 102 for fixing a substrate seated on an upper surface, and a ceramic substrate 102 to be electrostatically charged. The electrode 103 includes a terminal 103 for generating a high voltage, a terminal 104 for applying a high voltage to the electrode 103, and an insulating member 105 surrounding the outside of the terminal 104.
정전 척(100)은 외부 전원으로부터의 고전압이 단자(104)를 통해 전극(103)에 전달될 때 전극(103)이 정전기력을 발생시킴으로써 동작된다. 즉, 정전기력이 세라믹 기재(102)의 상면에 전달됨으로써 기판이 고정 및 유지될 수 있다. The electrostatic chuck 100 is operated by the electrode 103 generating an electrostatic force when a high voltage from an external power source is transmitted to the electrode 103 through the terminal 104. That is, the electrostatic force is transmitted to the upper surface of the ceramic substrate 102, the substrate can be fixed and maintained.
한편, 증착 과정 또는 식각 과정에서 발생하는 플라즈마에 의해 세라믹 기재(102)는 열을 받아 온도가 상승하여 정전 척의 수명을 단축시키게 되는 열응력(플라즈마 온도에 의한 열응력)이 발생한다. 구체적으로 설명하면, 플라즈마에 의하여 세라믹 기재(102)에서 발생하는 열은 알루미늄 바디(101)로 전달되며 그로 인해 알루미늄 바디(101)는 열 팽창하게 된다. 이때, 알루미늄 바디(101), 세라믹 기재(102), 및 절연 부재(105) 간의 열팽창 계수 차이에 의해 열응력이 발생하게 되는 것인데, 이러한 열응력은 도 1의 A 부분 즉 알루미늄 바디(101)와 절연 부재(105)간의 경계면의 단부에서 최대가 된다.On the other hand, due to the plasma generated during the deposition process or the etching process, the ceramic substrate 102 receives heat to generate a thermal stress (thermal stress due to plasma temperature) to shorten the life of the electrostatic chuck. Specifically, heat generated in the ceramic substrate 102 by the plasma is transferred to the aluminum body 101, thereby causing the aluminum body 101 to thermally expand. At this time, the thermal stress is generated by the difference in the coefficient of thermal expansion between the aluminum body 101, the ceramic substrate 102, and the insulating member 105, the thermal stress is the portion A of FIG. Maximum at the end of the interface between the insulating members 105.
이러한 열응력은 상대적으로 강도가 약한 세라믹 기재(102) 쪽으로 전파되며, 이로 인해 세라믹 기재(102) 내부에서는 크랙이 발생하게 되고, 이는 2차 성장하여 세라믹 기재(102)의 상부로 전파된다. 이러한 이유로, 정전 척(100)의 동작이 반복되게 되면 세라믹 기재(102)의 크랙 정도가 점점 심해져 수명이 단축되는 문제점이 있었다.This thermal stress is propagated toward the relatively weak strength ceramic substrate 102, which causes cracks in the ceramic substrate 102, which is secondaryly grown and propagated to the upper portion of the ceramic substrate 102. For this reason, when the operation of the electrostatic chuck 100 is repeated, the degree of cracking of the ceramic substrate 102 becomes more severe, and there is a problem in that the life is shortened.
따라서, 정전 척 내부 구성요소의 크랙 발생을 최소화시켜서 정전 척의 수명을 연장시킬 수 있는 기술에 대한 개발이 필요한 실정이다.Therefore, there is a need to develop a technology that can extend the life of the electrostatic chuck by minimizing the occurrence of cracks of the internal components of the electrostatic chuck.
상기와 같은 정전 척의 수명단축에 관한 문제점을 개선하기 위한 본 발명의 일실시예는 정전 척의 바디부의 열응력을 흡수할 수 있는 제1 및 제2 버퍼층을 구비하는 정전 척을 제공한다. One embodiment of the present invention for improving the problems related to the life shortening of the electrostatic chuck as described above provides an electrostatic chuck having first and second buffer layers capable of absorbing the thermal stress of the body portion of the electrostatic chuck.
본 발명의 다른 실시예는 상기 정전 척을 제조하는 방법을 제공한다. Another embodiment of the present invention provides a method of manufacturing the electrostatic chuck.
상기의 목적을 달성하기 위하여, 본 발명의 일 목적에 따른 에 따른 정전 척은 관통 홀을 구비하는 바디부, 상기 바디부의 상부에 배치되고 상기 관통 홀에 대응하는 삽입 홀 및 상기 삽입 홀을 통하여 부분적으로 노출되는 전극을 포함하여 상기 전극의 정전기력에 의해 대상체를 고정하는 기저부, 상기 관통 홀 및 삽입 홀을 통하여 상기 전극과 연결되는 접속단자 및 상기 접속단자와 상기 바디부를 전기적으로 절연하는 절연부재를 구비하는 단자부 및 상기 바디부와 상기 절연부재 사이의 적어도 일부 경계면에 배치되어 상기 바디부의 열응력이 상기 절연부재로 전달되는 것을 차단하는 제1 버퍼층 및 상기 바디부와 상기 기저부 사이의 적어도 일부 경계면에 배치되어 상기 바디부의 열응력이 상기 절연부재로 전달되는 것을 차단하는 제2 버퍼층을 포함한다.In order to achieve the above object, the electrostatic chuck according to an object of the present invention is partially through a body portion having a through hole, an insertion hole corresponding to the through hole and corresponding to the through hole and partially through the insertion hole. Including an electrode exposed to the base portion for fixing the object by the electrostatic force of the electrode, the connecting terminal connected to the electrode through the through hole and the insertion hole and the insulating member to electrically insulate the connecting terminal and the body portion A first buffer layer disposed on at least a portion of the interface between the terminal portion and the body portion and the insulating member to block the thermal stress from being transferred to the insulating member, and on at least a portion of the boundary portion between the body portion and the base portion. And a second buffer layer which blocks thermal stress from being transferred to the insulating member. Include.
일실시예로서, 상기 제1 버퍼층은 상기 기저부와 상기 절연 부재의 경계면 상에 더 배치될 수 있으며, 상기 제1 버퍼층 및 상기 제2 버퍼층은 세라믹 계열의 물질을 포함한다. 상기 제1 버퍼층 및 상기 제2 버퍼층의 두께는 100㎛ 내지 250㎛ 범위를 가질 수 있다. 또한, 제1 버퍼층의 표면 조도는 0.1㎛ 내지 2㎛ 범위 내이고, 상기 제2 버퍼층의 표면 조도는 3㎛ 내지 7㎛ 범위를 가질 수 있다.In example embodiments, the first buffer layer may be further disposed on an interface between the base portion and the insulating member, and the first buffer layer and the second buffer layer include a ceramic material. The thicknesses of the first buffer layer and the second buffer layer may have a range of 100 μm to 250 μm. In addition, the surface roughness of the first buffer layer may be in the range of 0.1 μm to 2 μm, and the surface roughness of the second buffer layer may have a range of 3 μm to 7 μm.
일실시예로서, 상기 제1 버퍼층 및 상기 제2 버퍼층의 기공률은 상기 세라믹 기저부의 기공률과 같거나 그 이상으로서, 예를 들면 약 2 내지 10%를 기공률로 가질 수 있다. In one embodiment, the porosity of the first buffer layer and the second buffer layer is equal to or greater than the porosity of the ceramic base portion, for example, may have a porosity of about 2 to 10%.
본 발명의 다른 목적을 달성하기 위한 정전 척의 제조방법에 의하면, 관통홀을 구비하는 바디부를 준비하고 상기 관통 홀에 대응하며 외측면에 상기 바디부의 열응력을 흡수할 수 있는 제1 버퍼층을 구비하는 단자부를 준비한다. 상기 바디부의 상면으로 노출되도록 상기 단자부를 상기 관통 홀에 삽입하고 상기 바디부의 적어도 일부의 상면 및 상기 제1 버퍼층의 적어도 일부의 상면에 제2 버퍼층을 형성한다.이어서, 상기 바디부 및 상기 제2 버퍼층 상에 상기 단자부의 상면을 노출하도록 하부 기저층을 형성하고 상기 하부 기저층 상에 상기 단자부의 상면과 접촉하는 전극층을 형성한다. 상기 하부 기저층 및 상기 전극층 상에 상부 기저층을 형성하여 상기 정전 척을 완성한다.According to a method of manufacturing an electrostatic chuck for achieving another object of the present invention, there is provided a body portion having a through hole, and having a first buffer layer corresponding to the through hole and absorbing the thermal stress of the body portion on an outer surface thereof. Prepare the terminal part. The terminal part is inserted into the through hole so as to be exposed to an upper surface of the body part, and a second buffer layer is formed on an upper surface of at least a portion of the body part and an upper surface of at least a portion of the first buffer layer. A lower base layer is formed on the buffer layer to expose the top surface of the terminal portion, and an electrode layer is formed on the lower base layer in contact with the top surface of the terminal portion. An upper base layer is formed on the lower base layer and the electrode layer to complete the electrostatic chuck.
일실시예로서, 상기 제1 및 제2 버퍼층은 대기 플라즈마 용사 공정에 코팅될 수 있다.In some embodiments, the first and second buffer layers may be coated in an atmospheric plasma spraying process.
본 발명의 일실시예에 의하면, 정전 척에 포함되는 버퍼층에 의해 열 응력이 흡수됨으로써, 열응력으로 인한 크랙 발생이 최소화되고, 이에 따라 정전 척의 수명이 연장될 수 있다. According to one embodiment of the present invention, the thermal stress is absorbed by the buffer layer included in the electrostatic chuck, thereby minimizing the occurrence of cracks due to thermal stress, thereby extending the life of the electrostatic chuck.
또한, 본 발명에 따르면, 정전 척에 포함되는 제1 버퍼층에 의해 열 응력이 흡수되어 열응력에 의한 크랙의 발생이 억제되며 설사 크랙이 발생되었다고 하더라도 이의 전파가 제2 버퍼층에 의해 억제됨으로써 정전 척의 수명이 더욱더 연장될 수 있다. In addition, according to the present invention, thermal stress is absorbed by the first buffer layer included in the electrostatic chuck to suppress the generation of cracks due to thermal stress, and even if cracks are generated, the propagation of the electrostatic chuck is suppressed by the second buffer layer. The life can be extended even further.
도 1은 종래의 정전 척의 구성을 나타내는 단면도이다. 1 is a cross-sectional view showing the configuration of a conventional electrostatic chuck.
도 2는 본 발명의 일 실시예에 따른 정전 척의 구성을 나타내는 단면도이다. 2 is a cross-sectional view showing the configuration of an electrostatic chuck according to an embodiment of the present invention.
이하, 첨부한 도면을 참조하여 본 발명의 실시예에 따른 정전 척 및 정전 척용 단자부 및 그 제조방법의 바람직한 실시예에 대하여 상세히 설명한다. Hereinafter, with reference to the accompanying drawings will be described in detail a preferred embodiment of the electrostatic chuck and the terminal portion for the electrostatic chuck and its manufacturing method according to an embodiment of the present invention.
본 발명은 다양한 변경을 가할 수 있고 여러 가지 형태를 가질 수 있는 바, 특정 실시예들을 도면에 예시하고 본문에 상세하게 설명하고자 한다. 그러나, 이는 본 발명을 특정한 개시 형태에 대해 한정하려는 것이 아니며, 본 발명의 사상 및 기술 범위에 포함되는 모든 변경, 균등물 내지 대체물을 포함하는 것으로 이해되어야 한다. 각 도면을 설명하면서 유사한 참조부호를 유사한 구성요소에 대해 사용하였다. 첨부된 도면에 있어서, 구조물들의 치수는 본 발명의 명확성을 기하기 위하여 실제보다 확대하여 도시한 것이다. As the inventive concept allows for various changes and numerous embodiments, particular embodiments will be illustrated in the drawings and described in detail in the text. However, this is not intended to limit the present invention to the specific disclosed form, it should be understood to include all modifications, equivalents, and substitutes included in the spirit and scope of the present invention. In describing the drawings, similar reference numerals are used for similar elements. In the accompanying drawings, the dimensions of the structures are shown in an enlarged scale than actual for clarity of the invention.
제1, 제2 등의 용어는 다양한 구성요소들을 설명하는데 사용될 수 있지만, 상기 구성요소들은 상기 용어들에 의해 한정되어서는 안 된다. 상기 용어들은 하나의 구성요소를 다른 구성요소로부터 구별하는 목적으로만 사용된다. 예를 들어, 본 발명의 권리 범위를 벗어나지 않으면서 제1 구성요소는 제2 구성요소로 명명될 수 있고, 유사하게 제2 구성요소도 제1 구성요소로 명명될 수 있다. Terms such as first and second may be used to describe various components, but the components should not be limited by the terms. The terms are used only for the purpose of distinguishing one component from another. For example, without departing from the scope of the present invention, the first component may be referred to as the second component, and similarly, the second component may also be referred to as the first component.
본 출원에서 사용한 용어는 단지 특정한 실시예를 설명하기 위해 사용된 것으로, 본 발명을 한정하려는 의도가 아니다. 단수의 표현은 문맥상 명백하게 다르게 뜻하지 않는 한, 복수의 표현을 포함한다. 본 출원에서, "포함하다" 또는 "가지다" 등의 용어는 명세서상에 기재된 특징, 숫자, 단계, 동작, 구성요소, 부분품 또는 이들을 조합한 것이 존재함을 지정하려는 것이지, 하나 또는 그 이상의 다른 특징들이나 숫자, 단계, 동작, 구성요소, 부분품 또는 이들을 조합한 것들의 존재 또는 부가 가능성을 미리 배제하지 않는 것으로 이해되어야 한다.The terminology used herein is for the purpose of describing particular example embodiments only and is not intended to be limiting of the present invention. Singular expressions include plural expressions unless the context clearly indicates otherwise. In this application, the terms "comprise" or "have" are intended to indicate that there is a feature, number, step, action, component, part, or combination thereof described in the specification, and one or more other features. It is to be understood that the present invention does not exclude the possibility of the presence or the addition of numbers, steps, operations, components, parts, or combinations thereof.
다르게 정의되지 않는 한, 기술적이거나 과학적인 용어를 포함해서 여기서 사용되는 모든 용어들은 본 발명이 속하는 기술 분야에서 통상의 지식을 가진 자에 의해 일반적으로 이해되는 것과 동일한 의미를 가지고 있다. 일반적으로 사용되는 사전에 정의되어 있는 것과 같은 용어들은 관련 기술의 문맥 상 가지는 의미와 일치하는 의미를 가지는 것으로 해석되어야 하며, 본 출원에서 명백하게 정의하지 않는 한, 이상적이거나 과도하게 형식적인 의미로 해석되지 않는다. Unless defined otherwise, all terms used herein, including technical or scientific terms, have the same meaning as commonly understood by one of ordinary skill in the art. Terms such as those defined in the commonly used dictionaries should be construed as having meanings consistent with the meanings in the context of the related art and shall not be construed in ideal or excessively formal meanings unless expressly defined in this application. Do not.
도 2는 본 발명의 일 실시예에 따른 정전 척의 구성을 나타내는 단면도이다. 2 is a cross-sectional view showing the configuration of an electrostatic chuck according to an embodiment of the present invention.
도 2에 도시되는 바와 같이, 정전 척(200)은 베이스 기재로서의 바디부(201), 바디부(201) 상에 형성되며 기판과 같은 가공 대상체(미도시)을 고정시켜 유지하며 내부에 매립되어 정전기력을 발생시키는 전극층(203)을 구비하는 기저부(base plate, 202), 외부 전원으로부터 인가되는 고전압을 전극층(203)에 전달하는 단자(204) 및 단자(204)의 외부를 감싸는 절연 부재(205)를 포함하는 단자부 및 상기 바디부(201)와 절연 부재(205)의 경계면 중 적어도 일부 영역과 기저부(202)와 절연 부재(205)의 경계면에 배치되는 제1 버퍼층(206a) 및 기저부(202)와 절연 부재(205)의 경계면을 포함하는 영역에 형성되는 제2 버퍼층(206b)을 포함한다. As shown in FIG. 2, the electrostatic chuck 200 is formed on the body portion 201 and the body portion 201 as a base substrate and is embedded therein while fixing and maintaining a processing object (not shown) such as a substrate. A base plate 202 having an electrode layer 203 for generating an electrostatic force, a terminal 204 for transmitting a high voltage applied from an external power source to the electrode layer 203, and an insulating member 205 surrounding the outside of the terminal 204. A first buffer layer 206a and a base portion 202 disposed on at least a portion of the terminal portion including the terminal portion and the interface between the body portion 201 and the insulating member 205 and the boundary portion between the base portion 202 and the insulating member 205. ) And a second buffer layer 206b formed in a region including an interface between the insulating member 205 and the insulating member 205.
바디부(201)는 알루미늄 등의 도전성 재질로 이루어지며, 정전 척(200)의 베이스 기재로서의 기능을 한다. 바디부(201)의 중앙부에는 전극부를 구성하는 단자(204)와 절연 부재(205)가 삽입되어 관통할 수 있도록 하는 관통 홀(207)이 형성될 수 있다. The body portion 201 is made of a conductive material such as aluminum, and functions as a base substrate of the electrostatic chuck 200. The through hole 207 may be formed in the center of the body portion 201 so that the terminal 204 constituting the electrode portion and the insulating member 205 can be inserted therethrough.
기저부(202)는 소정의 유전율을 갖는 유전체로서, 대기 플라즈마 용사(APS; Atmospherically Plasma Spray) 코팅 방식에 의해 바디부(201) 상에 형성될 수 있다. 기저부(202)는 세라믹을 포함할 수 있다. 상기 세라믹의 예로는 Al2O3, Y2O3, Al2O3/Y2O3, ZrO2, AlC, TiN, AlN, TiC, MgO, CaO, CeO2, TiO2, BxCy, BN, SiO2, SiC, YAG, Mullite, AlF3 등을 들 수 있다. 이때, 이들 세라믹을 단독 또는 복합적으로 사용할 수 있다.The base portion 202 is a dielectric having a predetermined dielectric constant, and may be formed on the body portion 201 by an Atmospherically Plasma Spray (APS) coating method. Base 202 may comprise a ceramic. Examples of the ceramics include Al 2 O 3 , Y 2 O 3 , Al 2 O 3 / Y 2 O 3 , ZrO 2 , AlC, TiN, AlN, TiC, MgO, CaO, CeO 2 , TiO 2 , B x C y , BN, SiO 2 , SiC, YAG, Mullite, AlF 3 and the like. At this time, these ceramics can be used individually or in combination.
기저부(202)는 정전기력을 이용하여 기판을 고정 및 유지시키는 역할을 수행한다. 이를 위해, 기저부(202)에는 정전기력 발생을 위한 전극층(203)이 매설될 수 있다. 기저부(202)의 상면은 기판이 안착될 수 있도록 수평을 이루는 것이 바람직한데, 전극층(203)은 기저부(202)의 상면과 실질적으로 평행하게 형성될 수 있다.The base 202 serves to fix and hold the substrate by using electrostatic force. To this end, an electrode layer 203 for generating electrostatic force may be buried in the base 202. The top surface of the base portion 202 is preferably horizontal to allow the substrate to be seated. The electrode layer 203 may be formed to be substantially parallel to the top surface of the base portion 202.
기저부(202)의 중앙부에는 단자(204)가 삽입되어 전극층(203)과 연결될 수 잇도록 하는 삽입 홈(208)이 형성될 수 있다. 바디부(201)에 형성되어 있는 관통 홀(208) 및 기저부(202)에 형성되어 있는 삽입 홈(208)을 통해 단자(204)가 외부로부터 삽입되어 전극층(203)과 연결될 수 있다. An insertion groove 208 may be formed in the center portion of the base portion 202 so that the terminal 204 may be inserted to be connected to the electrode layer 203. The terminal 204 may be inserted from the outside and connected to the electrode layer 203 through the through hole 208 formed in the body portion 201 and the insertion groove 208 formed in the base portion 202.
전술한 바와 같이, 전극층(203)은 기저부(202)의 내부에 매설되며, 단자(204)로부터 고전압을 인가 받아서 기저부(202)의 상면에 정전기력을 발생시킨다. 이렇게 발생된 정전기력에 의해 기판이 기저부(202)의 상면에 안착되어 고정 및 유지될 수 있는 것이다. As described above, the electrode layer 203 is embedded in the base 202, and receives a high voltage from the terminal 204 to generate an electrostatic force on the top surface of the base 202. The substrate may be seated on the upper surface of the base 202 by the generated electrostatic force and may be fixed and maintained.
전극층(203)은 니켈 등의 도전성 재질로 이루어지는 것이 바람직하다.The electrode layer 203 is preferably made of a conductive material such as nickel.
기저부(202) 내에 전극층(203)을 매설하는 방법은 1차로 대기 플라즈마 용사 코팅법을 이용하여 하부 기저층(202a)을 형성한 후 그 위에 대기 플라즈마 용사 코팅법으로 전극층(203)을 형성한 후 그 위에 2차로 대기 플라즈마 용사 코팅법을 이용하여 상부 기저층(202b)을 형성하는 것이 바람직하다. 이때, 필요에 따라서 전극층(23)은 스크린 인쇄법을 사용하여 형성할 수도 있다.The method of embedding the electrode layer 203 in the base portion 202 may be performed by first forming the lower base layer 202a by using the atmospheric plasma spray coating method, and then forming the electrode layer 203 by using the atmospheric plasma spray coating method thereon. It is preferable to form the upper base layer 202b on the secondary by using the atmospheric plasma spray coating method. At this time, the electrode layer 23 may be formed using screen printing as needed.
하부 기저층(202a)의 두께는 400㎛ 내지 600㎛, 전극층(203) 의 두께는 5㎛ 내지 65㎛, 및 상부 기저층(202b)의 두께는 400㎛ 내지 750㎛ 범위 내에서 조절되는 것이 바람직하다. The thickness of the lower base layer 202a is preferably 400 μm to 600 μm, the thickness of the electrode layer 203 is 5 μm to 65 μm, and the thickness of the upper base layer 202 b is adjusted within the range of 400 μm to 750 μm.
단자(204)는 관통 홀(208) 및 삽입 홈(209)을 통해 전극층(203)과 연결되며 외부 전원(미도시)으로부터 고전압을 전극층(203)에 전달하는 역할을 한다. 단자(204)는 텅스텐, 몰리브덴, 티탄 등의 도전성 재질로 이루어지는 것이 바람직하다.The terminal 204 is connected to the electrode layer 203 through the through hole 208 and the insertion groove 209 and transmits a high voltage from the external power source (not shown) to the electrode layer 203. The terminal 204 is preferably made of a conductive material such as tungsten, molybdenum, titanium, or the like.
한편, 바디부(201)와 단자(201) 사이에는 절연 부재(205)가 형성된다. 절연 부재(205)는 바디부(201)와 단자(204)를 절연시키는 역할을 수행한다. 절연 부재(205)는 세라믹 소결체로 제조하는 것이 바람직하다. 세라믹 소결체는 기공이 적기 때문에 절연성을 극대화시킬 수 있다는 장점이 있다. Meanwhile, an insulating member 205 is formed between the body portion 201 and the terminal 201. The insulating member 205 insulates the body portion 201 and the terminal 204. The insulating member 205 is preferably made of a ceramic sintered body. Ceramic sintered body has the advantage that can maximize the insulation because there are few pores.
이때, 절연 부재(205)의 두께는 대략 2,000㎛가 되도록 하는 것이 바람직하다. 또한, 절연 부재(205)의 표면 조도는 표면 저항을 낮게 함으로써 아킹 발생을 줄이기 위하여 0.1 내지 2㎛ 범위 내에서 조절되는 것이 바람직하나, 1㎛ 이하의 범위로 조절되는 것이 더 바람직하다.At this time, it is preferable that the thickness of the insulating member 205 is set to approximately 2,000 m. In addition, the surface roughness of the insulating member 205 is preferably adjusted within the range of 0.1 to 2㎛ in order to reduce the occurrence of arcing by lowering the surface resistance, it is more preferably adjusted to the range of 1㎛ or less.
본 발명에서는 정전 척(200)에 바디부(201)와 절연 부재(205)의 경계면 중 적어도 일부 영역과 기저부(202)와 절연 부재(205)의 경계면에 제1 버퍼층(206a)을 형성하는 것을 특징적 구성으로 한다. 제1 버퍼층(206a)은 세라믹을 포함할 수 있다. 상기 세라믹의 예로는 Al2O3, Y2O3, Al2O3/Y2O3, ZrO2, AlC, TiN, AlN, TiC, MgO, CaO, CeO2, TiO2, BxCy, BN, SiO2, SiC, YAG, Mullite, AlF3 등을 들 수 있다. 이때, 이들 세라믹을 단독 또는 복합적으로 사용할 수 있다. 제1 버퍼층(206a)은 대기 플라즈마 용사(APS; Atmospherically Plasma Spray) 코팅법을 이용하여 형성하는 것이 바람직하다. In the present invention, the first buffer layer 206a may be formed in the electrostatic chuck 200 at the boundary between the body portion 201 and the insulating member 205 and at the boundary between the base portion 202 and the insulating member 205. It is a characteristic configuration. The first buffer layer 206a may include a ceramic. Examples of the ceramics include Al 2 O 3 , Y 2 O 3 , Al 2 O 3 / Y 2 O 3 , ZrO 2 , AlC, TiN, AlN, TiC, MgO, CaO, CeO 2 , TiO 2 , B x C y , BN, SiO 2 , SiC, YAG, Mullite, AlF 3 and the like. At this time, these ceramics can be used individually or in combination. The first buffer layer 206a may be formed using an Atmospherically Plasma Spray (APS) coating method.
제1 버퍼층(206a)의 두께는 100㎛ 내지 250㎛ 범위 내에서 조절되는 것이 바람직하나, 150㎛ 내지 200㎛ 범위 내인 것이 더 바람직하다. 제1 버퍼층(206a)의 두께가 상기 두께 범위 보다 두꺼운 경우에는 제1 버퍼층(206a) 내부에서 기공 등이 생성되어 크랙이 발생할 우려가 있고, 상기 두께 범위 보다 얇은 경우에는 제1 버퍼층(206a)의 역할을 수행하지 못할 우려가 있다. The thickness of the first buffer layer 206a is preferably adjusted within the range of 100 μm to 250 μm, but more preferably within the range of 150 μm to 200 μm. If the thickness of the first buffer layer 206a is thicker than the thickness range, pores may be generated inside the first buffer layer 206a, and cracks may occur. If the thickness of the first buffer layer 206a is thinner than the thickness range, the first buffer layer 206a may be formed. There is a risk of not playing a role.
또한, 제1 버퍼층(206a)의 표면 조도는 표면 저항을 낮게 함으로써 아킹 발생을 줄이기 위하여 0.1㎛ 내지 2㎛ 범위 내에서 조절되는 것이 바람직하나, 1㎛ 이하의 범위로 조절되는 것이 더 바람직하다.In addition, the surface roughness of the first buffer layer 206a is preferably adjusted within the range of 0.1 μm to 2 μm to reduce the occurrence of arcing by lowering the surface resistance, but more preferably adjusted to the range of 1 μm or less.
제1 버퍼층(206a)은 증착 과정 또는 식각 과정 중에 챔버 내부에서 발생하는 플라즈마에 의한 정전 척(200)의 온도 상승에 따라 생성되는 열 응력을 흡수하는 역할을 한다. 전술한 바와 같이, 종래에는 플라즈마 온도 때문에 정전 척(100)의 온도 상승에 따른 열의 전도에 의해 알루미늄 바디(101)가 팽창함으로써 열 응력이 생성되었다. 그러나, 본 발명에서는 정전 척(200)이 열을 받아 바디부(201)가 팽창하게 될 때 생성되는 열응력이 절연 부재(205)에 직접적으로 전달되지 않고 제1 버퍼층(206a)에 의해 흡수되게 된다. 이와 같이, 본 발명에서는 제1 버퍼층(206a)이 열응력이 최대인 지점(도 1의 A 부분 참조)에서 해당 열응력을 흡수해 주기 때문에, 열응력에 의하여 바디부(201)와 절연 부재(205)간의 경계면의 단부에서 크랙이 발생하는 것을 억제할 수 있으며, 그 결과 정전 척(200)의 수명이 연장될 수 있다.The first buffer layer 206a absorbs the thermal stress generated by the temperature rise of the electrostatic chuck 200 due to the plasma generated inside the chamber during the deposition process or the etching process. As described above, conventionally, thermal stress is generated by the expansion of the aluminum body 101 by the conduction of heat due to the temperature rise of the electrostatic chuck 100 due to the plasma temperature. However, in the present invention, the thermal stress generated when the electrostatic chuck 200 receives the heat to expand the body 201 is absorbed by the first buffer layer 206a without being directly transmitted to the insulating member 205. do. As described above, in the present invention, since the first buffer layer 206a absorbs the thermal stress at the point where the thermal stress is maximum (refer to part A of FIG. 1), the body portion 201 and the insulating member ( The occurrence of cracks at the end of the interface between the 205 can be suppressed, as a result of which the life of the electrostatic chuck 200 can be extended.
또한, 본 발명에서는 정전 척(200)에 기저부(202)와 절연 부재(205)의 경계면을 포함하는 영역에 제2 버퍼층(206b)을 형성하는 것을 특징적 구성으로 한다. 제2 버퍼층(206b)이 형성되는 영역은 기저부(202)와 절연 부재(205)의 경계면과 바디부(201)와 기저부(202)의 경계면 중 일부 영역을 포함할 수 있다. 제2 버퍼층(206b)의 상면은 기저부(202) 내부에 매설되어 있는 전극층(203)과 소정 거리 이격되어 형성되는 것이 바람직하다. 제2 버퍼층(206b)은 세라믹을 포함할 수 있다. 상기 세라믹의 예로는 Al2O3, Y2O3, Al2O3/Y2O3, ZrO2, AlC, TiN, AlN, TiC, MgO, CaO, CeO2, TiO2, BxCy, BN, SiO2, SiC, YAG, Mullite, AlF3 등을 들 수 있다. 이때, 이들 세라믹을 단독 또는 복합적으로 사용할 수 있다. 제2 버퍼층(206b)은 대기 플라즈마 용사(APS Atmospherically Plasma Spray) 코팅법을 이용하여 형성하는 것이 바람직하다.In the present invention, the second buffer layer 206b is formed in the region including the interface between the base portion 202 and the insulating member 205 in the electrostatic chuck 200. The region where the second buffer layer 206b is formed may include a portion of an interface between the base portion 202 and the insulating member 205 and an interface between the body portion 201 and the base portion 202. The upper surface of the second buffer layer 206b may be formed to be spaced apart from the electrode layer 203 embedded in the base 202 by a predetermined distance. The second buffer layer 206b may include a ceramic. Examples of the ceramics include Al 2 O 3 , Y 2 O 3 , Al 2 O 3 / Y 2 O 3 , ZrO 2 , AlC, TiN, AlN, TiC, MgO, CaO, CeO 2 , TiO 2 , B x C y , BN, SiO 2 , SiC, YAG, Mullite, AlF 3 and the like. At this time, these ceramics can be used individually or in combination. The second buffer layer 206b is preferably formed using an APS Atmospherically Plasma Spray coating method.
제2 버퍼층(206b)의 두께는 100㎛ 내지 250㎛ 범위 내에서 조절되는 것이 바람직하나, 150㎛ 내지 200㎛ 범위 내인 것이 더 바람직하다. 제2 버퍼층(206b)의 두께가 상기 두께 범위 보다 두꺼운 경우에는 제2 버퍼층(206b) 내부에서 기공 등이 생성되어 크랙이 발생할 우려가 있고, 상기 두께 범위 보다 얇은 경우에는 제2 버퍼층(206b)의 역할을 수행하지 못할 우려가 있다.The thickness of the second buffer layer 206b is preferably controlled within the range of 100 μm to 250 μm, but more preferably within the range of 150 μm to 200 μm. If the thickness of the second buffer layer 206b is thicker than the thickness range, pores may be generated in the second buffer layer 206b to cause cracks, and if the thickness of the second buffer layer 206b is thinner than the thickness range of the second buffer layer 206b, There is a risk of not playing a role.
또한, 제2 버퍼층(206b)의 표면 조도는 표면 저항을 낮게 함으로써 아킹 발생을 줄이기 위하여 3㎛ 내지 7㎛ 범위 내에서 조절되는 것이 바람직하나, 4㎛ 내지 6㎛ 범위 내에서 조절되는 것이 더 바람직하다. 제2 버퍼층(206b)의 표면 조도가 상기 표면 조도 범위를 초과하는 제2 버퍼층(206b)의 강도가 떨어지고 심지어는 제2 버퍼층(206b) 자체가 떨어져 버릴 우려가 있고, 상기 표면 조도 범위에 미치지 못하는 경우에는 제2 버퍼층(206b)의 표면이 너무 매끄러워 향후 제2 버퍼층(206b) 상에 형성되는 하부 기저부층(202a)이 잘 부착되지 못 할 우려가 있다.In addition, the surface roughness of the second buffer layer 206b is preferably adjusted within the range of 3 μm to 7 μm in order to reduce the occurrence of arcing by lowering the surface resistance, but more preferably adjusted within the range of 4 μm to 6 μm. . If the surface roughness of the second buffer layer 206b exceeds the surface roughness range, the strength of the second buffer layer 206b may drop, and the second buffer layer 206b itself may fall off, and the surface roughness may not reach the surface roughness range. In this case, the surface of the second buffer layer 206b is so smooth that there is a possibility that the lower base layer 202a formed on the second buffer layer 206b may not adhere well in the future.
제2 버퍼층(206b)은 제1 버퍼층(206a)이 형성되어 있음에도 불구하고 발생한 크랙의 전파를 억제하는 역할을 수행한다. 즉, 제1 버퍼층(206a)이 열응력을 완전하게 흡수하지 못하는 경우 바디부(201)와 절연 부재(205)간의 경계면의 단부에서 크랙이 발생할 수 있는데 이 크랙은 상대적으로 취성(brittleness)이 큰 기저부(202) 쪽으로 전파되어 결국은 기저부(202)에 손상을 입힐 수 있는바, 이때 제1 버퍼층(206a)의 상부에 위치한 제2 버퍼층(206b)은 기저부(202) 쪽으로의 크랙의 전파를 억제할 수 있으며, 그 결과 정전 척(200)의 수명이 연장될 수 있다.The second buffer layer 206b plays a role of suppressing propagation of cracks generated even though the first buffer layer 206a is formed. That is, when the first buffer layer 206a does not completely absorb thermal stress, cracks may occur at the end of the interface between the body portion 201 and the insulating member 205, which is relatively brittle. It may propagate toward the base 202 and eventually damage the base 202, where the second buffer layer 206b located above the first buffer layer 206a suppresses the propagation of cracks toward the base 202. As a result, the lifespan of the electrostatic chuck 200 can be extended.
이와 같이, 본 발명에서는 제1 버퍼층(206a) 및 제2 버퍼층(206b)이 열응력이 최대로 발생하는 지점인 바디부(201)과 절연 부재(205)의 접촉부 주위에 형성되어 발생하는 열응력을 2 단계에 걸쳐 흡수함으로써, 크랙 발생으로 인한 정전 척(200)의 수명 단축을 방지할 수 있다. As described above, in the present invention, the thermal stress generated by forming the first buffer layer 206a and the second buffer layer 206b around the contact portion of the body portion 201 and the insulating member 205, which is the point where the thermal stress is maximized. By absorbing in two steps, it is possible to prevent the shortening of the life of the electrostatic chuck 200 due to crack generation.
한편, 본 발명에서, 제1 버퍼층(206a)과 제2 버퍼층(206b)이 상술한 바와 같은 열 응력을 흡수하여 크랙 발생 및 전파를 억제하는 역할을 최대한 효과적으로 수행할 수 있도록 하기 위하여, 제1 버퍼층(206a)과 제2 버퍼층(206b)을 이루는 세라믹의 기공률은 기저부(202), 즉 하부 기저부층(202a) 또는 상부 기저부층(202b)의 기공률과 같거나 그 이상인 것이 좋다. 예를 들어, 제1 버퍼층(206a)과 제2 버퍼층(206b)을 이루는 세라믹의 기공률은 2% 내지 10% 범위 내에서 조절되는 것이 바람직하며, 2% 내지 7% 범위 내인 것이 더 바람직하다. 제1 버퍼층(206a) 및 제2 버퍼층(206b)의 기공률이 상기 기공률 범위를 초과하는 경우에는 제1 버퍼층(206a) 및 제2 버퍼층(206b) 내부에 기공이 증가하여 제1 버퍼층(206a) 및 제2 버퍼층(206b)의 강도가 떨어지고 심지어는 제1 버퍼층(206a) 및 제2 버퍼층(206b) 자체가 떨어져 버릴 우려가 있고, 상기 기공률 범위에 미치지 못하는 경우에는 제1 버퍼층(206a) 및 제2 버퍼층(206b)에 크랙이 발생할 우려가 있다.Meanwhile, in the present invention, the first buffer layer 206a and the second buffer layer 206b absorb the thermal stress as described above so as to effectively perform the role of suppressing crack generation and propagation. The porosity of the ceramic constituting the 206a and the second buffer layer 206b is equal to or higher than the porosity of the base portion 202, that is, the lower base layer 202a or the upper base layer 202b. For example, the porosity of the ceramic constituting the first buffer layer 206a and the second buffer layer 206b is preferably controlled in the range of 2% to 10%, more preferably in the range of 2% to 7%. When the porosity of the first buffer layer 206a and the second buffer layer 206b exceeds the porosity range, pores increase in the first buffer layer 206a and the second buffer layer 206b, and thus the first buffer layer 206a and If the strength of the second buffer layer 206b is lowered and even the first buffer layer 206a and the second buffer layer 206b itself fall off, and fall within the porosity range, the first buffer layer 206a and the second buffer layer 206b may fall. There is a risk of cracking in the buffer layer 206b.
또한, 본 발명에서, 제1 버퍼층(206a)과 제2 버퍼층(206b)의 에지부는 날카롭지(sharp) 않은 라운드 형상 또는 모서리를 깎아 낸(chamfer) 형상을 갖도록 하는 것이 바람직하다. 이는 제1 버퍼층(206a)과 제2 버퍼층(206b)의 에지부가 날카로운 형상을 가지게 되면 그 날카로운 부분에서 응력이 집중되어 크랙이 발생될 확률을 증가시킬 우려가 있기 때문이다.Further, in the present invention, it is preferable that the edge portions of the first buffer layer 206a and the second buffer layer 206b have a round shape that is not sharp or a chamfered shape. This is because when the edge portions of the first buffer layer 206a and the second buffer layer 206b have sharp shapes, stress may be concentrated at the sharp portions, thereby increasing the probability of cracking.
한편, 도 2를 참조하면, 바디부(201)의 경사면으로 인하여 바디부(201)의 경사면 상의 A 영역의 하부 기저층(202a)의 밀도가 상기 경사면을 제외한 바디부(201) 상의 B 영역의 하부 기저층(202a)의 밀도보다 상대적으로 낮을 수 있다. 그러나, 상기 A 영역의 두께가 상기 B 영역의 두께보다 두껍기 때문에 상기 A 영역의 하부 기저층(202a)에 포함된 기공을 통한 전류 누설을 감소시킬 수 있다. 따라서, 바디부(201)와 전극층(203) 사이의 아킹(arcing) 발생을 줄일 수 있다.Meanwhile, referring to FIG. 2, due to the inclined surface of the body portion 201, the density of the lower base layer 202a of the A region on the inclined surface of the body portion 201 is lower than that of the B region on the body portion 201 excluding the inclined surface. It may be relatively lower than the density of the base layer 202a. However, since the thickness of the region A is greater than the thickness of the region B, current leakage through the pores included in the lower base layer 202a of the region A may be reduced. Therefore, the occurrence of arcing between the body portion 201 and the electrode layer 203 can be reduced.
또한, 상기 A 영역의 하부 기저층(202a)의 밀도가 상대적으로 낮더라도 상기 A 영역의 하부 기저층(202a)이 상대적으로 두꺼우므로, 바디부(201)와 절연 부재(205)의 경계면 부위의 하부 기저층(202a)에 크랙 발생이 방지될 수 있다. 따라서, 상기 크랙을 통한 바디부(201)와 전극층(203) 사이의 아킹(arcing) 발생을 줄일 수 있다.In addition, since the lower base layer 202a of the region A is relatively thick even if the density of the lower base layer 202a of the region A is relatively low, the lower base layer of the interface portion between the body portion 201 and the insulating member 205. Crack generation in 202a can be prevented. Therefore, the occurrence of arcing between the body 201 and the electrode layer 203 through the crack can be reduced.
또한, 바디부(201)와 하부 기저층(202a) 사이에는 접착층(미도시)이 더 구비될 수 있다. 상기 접착층은 바디부(201)와 하부 기저층(202a)을 접착한다. 상기 접착층은 바디부(201)의 열팽창율과 하부 기저층(202a)의 열팽창율 사이의 열팽창율을 가지며, 서로 다른 열팽창율을 갖는 바디부(201)와 하부 기저층(202a) 사이를 완충한다. 상기 접착층은 금속 합금을 포함할 수 있다. 상기 금속 합금의 예로는 니켈-알루미늄 합금을 들 수 있다.In addition, an adhesive layer (not shown) may be further provided between the body portion 201 and the lower base layer 202a. The adhesive layer bonds the body portion 201 and the lower base layer 202a. The adhesive layer has a thermal expansion rate between the thermal expansion rate of the body portion 201 and the thermal expansion rate of the lower base layer 202a, and buffers between the body portion 201 and the lower base layer 202a having different thermal expansion rates. The adhesive layer may include a metal alloy. Examples of the metal alloys include nickel-aluminum alloys.
또한, 도 2를 참조하면, 하부 기저층(202a)이 바디부(201), 단자(204) 및 절연 부재(205)를 덮을 때 하부 기저층(202a)의 상부면은 단자(204)의 상부면보다 높게 하는 것이 바람직하다. 이는 단자(204) 상방에 위치하는 C 영역의 상부 기저층(202b)의 두께가 나머지 D 영역의 상부 기저층(202b)의 두께보다 두껍게 되어서, 단자(204)를 통하여 높은 전압의 전원이 전극층(203)으로 인가되더라도 전극층(203)과 상부 기저층(202b) 상에 안착되어 지지되는 기판 사이의 방전 현상을 방지하기 위함이다.2, when the lower base layer 202a covers the body 201, the terminal 204, and the insulating member 205, the upper surface of the lower base layer 202a is higher than the upper surface of the terminal 204. It is desirable to. This causes the thickness of the upper base layer 202b in the C region located above the terminal 204 to be thicker than the thickness of the upper base layer 202b in the remaining D region, so that a high voltage power supply is applied to the electrode layer 203 through the terminal 204. This is to prevent the discharge phenomenon between the electrode layer 203 and the substrate which is supported on the upper base layer 202b even if it is applied to.
이하에서는 도 2를 참조하여 본 발명에 따른 정전 척의 제조방법을 간단하게 설명하도록 한다.Hereinafter, a method of manufacturing an electrostatic chuck according to the present invention will be described briefly with reference to FIG. 2.
먼저, 바디부(201)에 전극부를 삽입한다. 전극부는 단자(204), 절연 부재(205) 및 제1 버퍼층(206a)으로 구성된다. 단자(204)는 향후 정전 척(200) 사용시에 전원을 인가하는 외부 전원과 연결된다. 절연 부재(205)는 바디부(201)와 단자(204) 사이를 절연시킬 수 있도록 단자(204)를 둘러싸고 있다. 제1 버퍼층(206a)은 정전 척(200) 내에서 열응력에 의한 크랙 발생을 억제할 수 있도록 절연 부재(205) 상의 일정 영역에 형성된다. First, the electrode part is inserted into the body part 201. The electrode portion is composed of a terminal 204, an insulating member 205, and a first buffer layer 206a. The terminal 204 is connected to an external power source for applying power when the electrostatic chuck 200 is used in the future. The insulating member 205 surrounds the terminal 204 so as to insulate between the body portion 201 and the terminal 204. The first buffer layer 206a is formed in a predetermined region on the insulating member 205 to suppress crack generation due to thermal stress in the electrostatic chuck 200.
전극부는 단자(204)와 절연 부재(205)를 각각 가공하여 제조한 후에 절연 부재(205)에 단자(204)를 삽입하여 고정시킨 후 절연 부재(205) 상의 일정 영역에 제1 버퍼층(206a)을 형성하여 완성한다. 이때, 절연 부재(205) 상의 제1 버퍼층(206a)이 형성되는 영역은 제1 버퍼층(206a)의 두께만큼 절연 부재(205)를 가공하여 깎아 낸 후에 제1 버퍼층(206a)을 형성하는 것이 바람직하다. 또한, 단자(204)와 절연 부재(205)의 에지부는 라운드 형상을 갖도록 가공되는 것이 바람직하다. 또한, 표면 조도를 낮추기 위하여 제1 버퍼층(206a)은 형성한 후에 그 표면을 연마하는 것이 바람직하다.The electrode part is manufactured by manufacturing the terminal 204 and the insulating member 205, respectively, and then inserting and fixing the terminal 204 to the insulating member 205 and then fixing the first buffer layer 206a in a predetermined region on the insulating member 205. Form to complete. In this case, it is preferable to form the first buffer layer 206a after the insulation member 205 is shaved by cutting the insulating member 205 in the region where the first buffer layer 206a is formed on the insulating member 205. Do. In addition, the edges of the terminal 204 and the insulating member 205 are preferably processed to have a round shape. In addition, in order to lower the surface roughness, after forming the first buffer layer 206a, it is preferable to polish the surface.
다음으로, 제2 버퍼층(206b)을 형성한다. 제2 버퍼층(206b)은 정전 척(200) 내에서 열 응력에 의한 크랙 전파를 억제할 수 있도록 바디부(201) 상의 일부 영역 및 제1 버퍼층(206a) 상의 일부 영역에 형성된다. 또한, 표면 조도를 낮추기 위하여 제2 버퍼층(206b) 역시 그 표면을 연마하는 것이 바람직하다.Next, the second buffer layer 206b is formed. The second buffer layer 206b is formed in some regions on the body portion 201 and some regions on the first buffer layer 206a so as to suppress crack propagation due to thermal stress in the electrostatic chuck 200. In addition, it is preferable to polish the surface of the second buffer layer 206b in order to lower the surface roughness.
끝으로, 바디부(201) 및 제2 버퍼층(206b) 상에 전극층(203)이 매설된 기저부(202)를 적층하여 정전 척(200)을 최종 완성한다. 전극층(203)이 매설된 기저부(202)는 하부 기저층(202a), 전극층(203) 및 상부 기저층(202b)을 순차적으로 적층하여 형성한다. Finally, the base 202 in which the electrode layer 203 is embedded is laminated on the body 201 and the second buffer layer 206b to finally complete the electrostatic chuck 200. The base 202 in which the electrode layer 203 is embedded is formed by sequentially stacking the lower base layer 202a, the electrode layer 203, and the upper base layer 202b.
이때, 하부 기저층(202a), 전극층(203) 및 상부 기저층(202b)의 표면 조도를 낮추기 위하여(즉, 각 층의 표면 평탄도를 높이기 위하여) 각 층을 형성한 후에 각 층의 표면을 연마하는 것이 바람직하다.At this time, in order to lower the surface roughness of the lower base layer 202a, the electrode layer 203 and the upper base layer 202b (that is, to increase the surface flatness of each layer), the surface of each layer is polished after being formed. It is preferable.
한편, 바디부(201) 및 제2 버퍼층(206b) 상에 하부 기저층(202a)을 형성할 때 바디부(201)를 관통하여 돌출되어 있는 단자(204)의 상부면이 하부 기저층(202a)에 덮이지 않도록 하부 기저층(202a)을 형성하기 전에 단자(204)의 상부면을 마스킹(masking) 할 필요가 있다. 하지만 반드시 상기 마스킹 방식에 한정되는 것은 아니고 바디부(201) 상에 하부 기저층(202a)을 형성한 후 단자(204)의 상부면이 노출되도록 해당 부위의 하부 기저층(202a)을 제거하는 방식을 사용할 수도 있다.On the other hand, when the lower base layer 202a is formed on the body portion 201 and the second buffer layer 206b, the upper surface of the terminal 204 protruding through the body portion 201 is formed on the lower base layer 202a. It is necessary to mask the upper surface of the terminal 204 before forming the lower base layer 202a so as not to be covered. However, the present invention is not necessarily limited to the above masking method, and after forming the lower base layer 202a on the body portion 201, a method of removing the lower base layer 202a of the corresponding portion so that the upper surface of the terminal 204 is exposed may be used. It may be.
상술한 정전 척의 제조방법에 있어서 정전 척을 구성하는 각 구성요소의 재질 및 형성방법에 대해서는 전술한 바와 동일하다.In the above-described manufacturing method of the electrostatic chuck, the material and the forming method of each component constituting the electrostatic chuck are the same as described above.
이상과 같이 본 발명에서는 구체적인 구성 요소 등과 같은 특정 사항들과 한정된 실시예 및 도면에 의해 설명되었으나 이는 본 발명의 보다 전반적인 이해를 돕기 위해서 제공된 것일 뿐, 본 발명 이 상기의 실시예에 한정되는 것은 아니며, 본 발명이 속하는 분야에서 통상적인 지식을 가진 자라면 이러한 기재로부터 다양한 수정 및 변형이 가능하다. 따라서, 본 발명의 사상은 상기 설명된 실시예에 국한되어 정해져서는 아니되며, 후술하는 특허청구범위뿐만 아니라 이 특허청구범위와 균등하게 또는 등가적으로 변형된 모든 것들은 본 발명 사상의 범주에 속한다고 할 것이다.In the present invention as described above has been described by the specific embodiments, such as specific components and limited embodiments and drawings, but this is provided to help a more general understanding of the present invention, the present invention is not limited to the above embodiments. For those skilled in the art, various modifications and variations are possible from these descriptions. Therefore, the spirit of the present invention should not be limited to the above-described embodiments, and all of the equivalents or equivalents of the claims, as well as the claims described below, belong to the scope of the present invention. something to do.

Claims (9)

  1. 관통 홀을 구비하는 바디부;A body part having a through hole;
    상기 바디부의 상부에 배치되고 상기 관통 홀에 대응하는 삽입 홀 및 상기 삽입 홀을 통하여 부분적으로 노출되는 전극을 포함하여 상기 전극의 정전기력에 의해 대상체를 고정하는 기저부; A base part disposed on the body part and fixing an object by an electrostatic force of the electrode, including an insertion hole corresponding to the through hole and an electrode partially exposed through the insertion hole;
    상기 관통 홀 및 삽입 홀을 통하여 상기 전극과 연결되는 접속단자 및 상기 접속단자와 상기 바디부를 전기적으로 절연하는 절연부재를 구비하는 단자부; A terminal portion including a connection terminal connected to the electrode through the through hole and the insertion hole, and an insulating member electrically insulating the connection terminal from the body portion;
    상기 바디부와 상기 절연부재 사이의 적어도 일부 경계면에 배치되어 상기 바디부의 열응력이 상기 절연부재로 전달되는 것을 차단하는 제1 버퍼층; 및 A first buffer layer disposed on at least a part of an interface between the body part and the insulating member to block transfer of thermal stress to the insulating member; And
    상기 바디부와 상기 기저부 사이의 적어도 일부 경계면에 배치되어 상기 바디부의 열응력이 상기 절연부재로 전달되는 것을 차단하는 제2 버퍼층을 포함하는 것을 특징으로 하는 정전 척.And a second buffer layer disposed at at least a part of an interface between the body portion and the base portion to block thermal stress from being transferred to the insulating member.
  2. 제1항에 있어서, 상기 제1 버퍼층은 상기 기저부와 상기 절연 부재의 경계면 상에 더 배치되는 것을 특징으로 하는 정전 척. The electrostatic chuck of claim 1, wherein the first buffer layer is further disposed on an interface between the base and the insulating member.
  3. 제1항에 있어서, 상기 제1 버퍼층 및 상기 제2 버퍼층은 세라믹 계열의 물질을 포함하는 것을 특징으로 하는 정전 척. The electrostatic chuck of claim 1, wherein the first buffer layer and the second buffer layer comprise a ceramic material.
  4. 제1항에 있어서, 상기 제1 버퍼층 및 상기 제2 버퍼층의 두께는 100㎛ 내지 250㎛ 범위 내인 것을 특징으로 하는 정전 척.The electrostatic chuck of claim 1, wherein the first buffer layer and the second buffer layer have a thickness in a range of 100 μm to 250 μm.
  5. 제1항에 있어서, 상기 제1 버퍼층의 표면 조도는 0.1㎛ 내지 2㎛ 범위 내이고, 상기 제2 버퍼층의 표면 조도는 3㎛ 내지 7㎛ 범위 내인 것을 특징으로 하는 정전 척.The electrostatic chuck of claim 1, wherein the surface roughness of the first buffer layer is in the range of 0.1 μm to 2 μm and the surface roughness of the second buffer layer is in the range of 3 μm to 7 μm.
  6. 제3항에 있어서, 상기 제1 버퍼층 및 상기 제2 버퍼층의 기공률은 상기 세라믹 기저부의 기공률과 같거나 그 이상인 것을 특징으로 하는 정전 척. The electrostatic chuck of claim 3, wherein a porosity of the first buffer layer and the second buffer layer is equal to or greater than a porosity of the ceramic base portion.
  7. 제6항에 있어서, 상기 제1 버퍼층 및 상기 제2 버퍼층의 기공률은 2 내지 10%인 것을 특징으로 하는 정전 척. The electrostatic chuck of claim 6, wherein the porosity of the first buffer layer and the second buffer layer is 2 to 10%.
  8. 관통홀을 구비하는 바디부를 준비하는 단계; Preparing a body part having a through hole;
    상기 관통 홀에 대응하며 외측면에 상기 바디부의 열응력을 흡수할 수 있는 제1 버퍼층을 구비하는 단자부를 준비하는 단계; Preparing a terminal part corresponding to the through hole and having a first buffer layer on an outer surface thereof to absorb thermal stress of the body part;
    상기 바디부의 상면으로 노출되도록 상기 단자부를 상기 관통 홀에 삽입하는 단계; Inserting the terminal portion into the through hole to expose the upper surface of the body portion;
    상기 바디부의 적어도 일부의 상면 및 상기 제1 버퍼층의 적어도 일부의 상면에 제2 버퍼층을 형성하는 단계; Forming a second buffer layer on an upper surface of at least a portion of the body portion and an upper surface of at least a portion of the first buffer layer;
    상기 바디부 및 상기 제2 버퍼층 상에 상기 단자부의 상면을 노출하도록 하부 기저층을 형성하는 단계; Forming a lower base layer on the body portion and the second buffer layer to expose an upper surface of the terminal portion;
    상기 하부 기저층 상에 상기 단자부의 상면과 접촉하는 전극층을 형성하는 단계; 및 Forming an electrode layer on the lower base layer in contact with an upper surface of the terminal part; And
    상기 하부 기저층 및 상기 전극층 상에 상부 기저층을 형성하는 단계를 포함하는 것을 특징으로 하는 정전 척의 제조방법. And forming an upper base layer on the lower base layer and the electrode layer.
  9. 제8항에 있어서, 상기 제1 및 제2 버퍼층은 대기 플라즈마 용사 공정에 코팅되는 것을 특징으로 하는 정전 척의 제조방법.The method of claim 8, wherein the first and second buffer layers are coated in an atmospheric plasma spraying process.
PCT/KR2009/005068 2008-09-09 2009-09-08 Electrostatic chuck comprising a double buffer layer (dbl) to reduce thermal stress WO2010030101A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009801358995A CN102150252B (en) 2008-09-09 2009-09-08 Electrostatic chuck comprising double buffer layer (DBL) to reduce thermal stress

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2008-0088973 2008-09-09
KR1020080088973A KR100984751B1 (en) 2008-09-09 2008-09-09 Electrostatic chuck containing double buffer layer for reducing thermal stress

Publications (2)

Publication Number Publication Date
WO2010030101A2 true WO2010030101A2 (en) 2010-03-18
WO2010030101A3 WO2010030101A3 (en) 2010-07-08

Family

ID=42005612

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2009/005068 WO2010030101A2 (en) 2008-09-09 2009-09-08 Electrostatic chuck comprising a double buffer layer (dbl) to reduce thermal stress

Country Status (4)

Country Link
KR (1) KR100984751B1 (en)
CN (1) CN102150252B (en)
TW (1) TWI379380B (en)
WO (1) WO2010030101A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11499229B2 (en) 2018-12-04 2022-11-15 Applied Materials, Inc. Substrate supports including metal-ceramic interfaces

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102610476B (en) * 2012-03-12 2015-05-27 中微半导体设备(上海)有限公司 Electrostatic chuck
CN108666251B (en) 2017-03-31 2020-11-20 上海微电子装备(集团)股份有限公司 Silicon wafer adsorption device, silicon wafer conveying device, silicon wafer transmission system and silicon wafer transmission method
CN111112808A (en) * 2018-10-30 2020-05-08 三星钻石工业股份有限公司 Substrate dividing apparatus and substrate dividing method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100279650B1 (en) * 1997-01-27 2001-03-02 시바타 마사하루 Ceramic member-electric power supply connector coupling structure
JP2003179127A (en) * 2001-12-11 2003-06-27 Taiheiyo Cement Corp Power feed terminal of an electrostatic chuck
JP2007005740A (en) * 2005-06-23 2007-01-11 Creative Technology:Kk Structure for electrostatic chuck potential supply part and its manufacturing and reproduction method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0964160A (en) * 1995-08-29 1997-03-07 Hitachi Ltd Method and apparatus for fabricating semiconductor
JP4005268B2 (en) 1999-06-01 2007-11-07 日本碍子株式会社 Bonding structure of ceramics and metal and intermediate insert used for this
KR20030044499A (en) * 2001-11-30 2003-06-09 삼성전자주식회사 Electro static chuck and Method of Manufacturing Thereof
JP3906087B2 (en) 2002-01-30 2007-04-18 京セラ株式会社 Wafer support member
CN1278389C (en) * 2003-02-27 2006-10-04 株式会社日立高新技术 Plasma processing device and making method of electrostatic suction cup

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100279650B1 (en) * 1997-01-27 2001-03-02 시바타 마사하루 Ceramic member-electric power supply connector coupling structure
JP2003179127A (en) * 2001-12-11 2003-06-27 Taiheiyo Cement Corp Power feed terminal of an electrostatic chuck
JP2007005740A (en) * 2005-06-23 2007-01-11 Creative Technology:Kk Structure for electrostatic chuck potential supply part and its manufacturing and reproduction method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11499229B2 (en) 2018-12-04 2022-11-15 Applied Materials, Inc. Substrate supports including metal-ceramic interfaces

Also Published As

Publication number Publication date
KR100984751B1 (en) 2010-10-01
KR20100030169A (en) 2010-03-18
CN102150252B (en) 2013-08-14
TW201021153A (en) 2010-06-01
TWI379380B (en) 2012-12-11
CN102150252A (en) 2011-08-10
WO2010030101A3 (en) 2010-07-08

Similar Documents

Publication Publication Date Title
KR101693187B1 (en) Electrostatic chuck
TWI785727B (en) Electrostatic puck assembly with metal bonded backing plate for high temperature processes
JP4808258B2 (en) Electrostatic chuck feeding structure, method for manufacturing the same, and method for regenerating electrostatic chuck feeding structure
WO2013032260A9 (en) Electrostatic chuck
WO2014123323A1 (en) Surface treatment method and ceramic structure using same
WO2010030102A2 (en) Electrostatic chuck (esc) comprising a double buffer layer (dbl) to reduce thermal stress
WO2010030101A2 (en) Electrostatic chuck comprising a double buffer layer (dbl) to reduce thermal stress
TWI336504B (en)
WO2011152620A2 (en) Electrostatic chuck and a substrate-processing device comprising the same
KR101122709B1 (en) Electrode static chuck
WO2022080522A1 (en) Ceramic heater
JP4811790B2 (en) Electrostatic chuck
KR100652244B1 (en) a Electrostatic Chuck with the elix-shape electrode and a method for manufacturing thereof
JP2001007189A (en) Electrostatic chuck and its manufacture
KR20100137679A (en) Glass electrostatic chuck and fabrication method thereof
US11909335B2 (en) Electrostatic chuck and substrate fixing device
KR102259728B1 (en) Electro static chuck
WO2023027525A1 (en) Ceramic susceptor
WO2022231190A1 (en) Coating-type high-temperature electrostatic chuck
CN221102047U (en) Electrostatic adsorption device
WO2022054989A1 (en) Ceramic heater
KR20190006751A (en) Electro static chuck
JPH1154591A (en) Dummy wafer and method of using the same
CN114597152A (en) Manufacturing method of electrostatic chuck
TW202249170A (en) Electrostatic chuck and substrate fixing device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 200980135899.5

Country of ref document: CN

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 09813223

Country of ref document: EP

Kind code of ref document: A2

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 09813223

Country of ref document: EP

Kind code of ref document: A2

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205 DATED 25.05.2011)