US20080276023A1 - Slave Bus Subscriber for a Serial Data Bus - Google Patents
Slave Bus Subscriber for a Serial Data Bus Download PDFInfo
- Publication number
- US20080276023A1 US20080276023A1 US11/577,704 US57770405A US2008276023A1 US 20080276023 A1 US20080276023 A1 US 20080276023A1 US 57770405 A US57770405 A US 57770405A US 2008276023 A1 US2008276023 A1 US 2008276023A1
- Authority
- US
- United States
- Prior art keywords
- field
- sync
- bits
- bus subscriber
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0262—Arrangements for detecting the data rate of an incoming signal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
Definitions
- the invention relates to a slave bus subscriber for a serial data bus to which additionally at least one master bus subscriber as well as possibly further slave bus subscribers are connected.
- serial data bus systems are put to multiple use in vehicles for transmitting control signals and data to peripheral units.
- a known serial data bus system is, for example, the LIN data bus that is used for purposes for which no extremely strict requirement as regards transmission speed or reliability is made.
- a header having a sync field i.e. a field with, for example, 10 bits (including start and stop bits) and having known bit values is generally provided in the data bus protocols of such serial data buses, so that a bit rate or Baud rate can be determined from the time sequence of the edges of the individual bits.
- a sync field i.e. a field with, for example, 10 bits (including start and stop bits) and having known bit values is generally provided in the data bus protocols of such serial data buses, so that a bit rate or Baud rate can be determined from the time sequence of the edges of the individual bits.
- interference is superimposed on the serially transmitted signals and thus also on the sync field.
- the signals have jitter i.e. time based errors, so that the predefined signal sequence allows only an imprecise determination of the bit rate on account of its limited length.
- a slave bus subscriber for a serial data bus with a master bus subscriber wherein the slave bus subscriber recognizes with the help of the header of the data packet the bit rate of a data packet whose header has a sync break field, a sync field and an ID field and is received over the data bus, so that the periods between edges of bits having known bit intervals of at least the sync field and the sync break field are evaluated and the bit rate is determined from the evaluated periods.
- the slave bus subscriber evaluates not only the bits of the sync field actually provided for it, but also known bits of an additionally transmitted sync break field as well as preferably also the known bits of an ID field further transmitted in the header.
- a requirement for the evaluation of these further fields is that they contain bits having known position and known values, whose positions and thus mutual intervals of the bits must be known.
- the time sequence of the edges of these known bits can also be evaluated. This takes place, in principle, in the same manner as the evaluation of the bits of the sync field. Distinctly greater accuracy can be achieved, however, by using other bits of other fields, for example, the accuracy of the bit rate detection is tripled by using a total of 24 bits of the first two fields instead of the 8 bits customarily used.
- the bit rate can be determined in a manner known per se from the established intervals of the evaluated edges of the known bits of these two fields up to the beginning of the third field (Note: the falling edge of the start bit of the third field is needed!).
- slave bus subscriber working in accordance with the invention can be used in a data bus in common with slave bus subscribers that do not evaluate several fields for the bit rate recognition, but that use only 1 field for the bit rate recognition, as provided in the state of the art.
- start and stop bits of the fields can be used for determining the intervals of certain bits, as is provided according to one embodiment of the invention as claimed in claim 2 , because these start and stop bits have known positions and values.
- the stop bit of the sync break field has a specified time length, preferably the period predefined for 1 bit or a predefined number of stop bits. This is often the case in known systems. However, there may also be master bus subscribers in systems, which master bus subscribers do not adhere to these rules and select the periods or number of stop bits of the sync break field differently or variably. Therefore, it is proposed according to another embodiment of the invention as claimed in claim 3 that this time length is signaled to the slave or programmed in the slave if the time length of the stop bit of the sync break field is known.
- Another embodiment of the invention as claimed in claim 4 describes special bits, which are generally fixedly predefined in the above-described fields of the header and whose values are known, which can thus be used advantageously for the bit rate recognition as invented.
- Another embodiment of the invention as claimed in claim 5 provides that several bits of the ID field, where known, are incorporated in the bit rate recognition. If the ID code of the master bus subscriber is known, which is generally the case, a further improvement in the accuracy and security of bit rate recognition is provided.
- the slave bus subscriber as invented can be advantageously used in a LIN data bus, which has the above-mentioned three fields of the header according to its standardization, wherein certain bits are defined, on which the bit rate recognition can be based even for unknown contents, especially of the ID field.
- FIG. 1 shows a block circuit diagram of the slave bus subscriber as invented
- FIG. 2 shows a time diagram of a header of a data packet.
- FIG. 1 shows a slave bus subscriber 1 as invented in the form of a block circuit diagram, which slave bus subscriber is connected to other bus subscribers over a serial data bus DB.
- These bus subscribers which are not pointed out in any further detail in FIG. 1 , are particularly master bus subscribers and possibly other slave bus subscribers.
- the slave bus subscriber shown in FIG. 1 has a transceiver 2 that establishes the physical connection to the data bus DB, which is a serial data bus.
- the data bus may be, for example, a what is called LIN data bus, which is often used in vehicles for transmitting control data not relevant to safety.
- An oscillator 3 is provided in the slave bus subscriber 1 , which oscillator has a low frequency accuracy, thus need not be a quartz oscillator.
- the construction of the oscillator provides that the structure of the slave bus subscriber can be comparatively cost-effective.
- FIG. 1 further shows in the slave bus subscriber 1 a circuit block 4 for bit rate or Baud rate recognition.
- the circuit block 4 for the bit and Baud rate recognition receives for this purpose, on the one hand, the oscillator signal of the oscillator 3 and, on the other hand, the data that were received serially over the data bus DB and passed on to the circuit block 4 by means of the transceiver 2 for bit rate recognition.
- serial-to-parallel converter 5 which converts the serially received data into parallel data.
- parallel data are passed on to a control 7 over a parallel data bus 6 provided in the slave bus subscriber 1 , which control 7 carries out an evaluation of the data, which, however, in a way not further shown in more detail in FIG. 1 , also controls the other circuit blocks of the slave bus subscriber 1 .
- the whole header as shown in FIG. 2 has a maximum of 34 bits.
- the header is subdivided into three fields, namely a sync break field, a sync field and an ID field.
- the sync break field, the sync field and the ID field have one start bit each; the sync field and the ID field have one stop bit each and the sync break field has at least one stop bit.
- the bit rate recognition 4 in the slave bus subscriber as invented is therefore designed, as shown in FIG. 1 , so that that also the bits having known positions and known values of the other fields, viz. of the sync break field and ID field are evaluated.
- the representation in FIG. 2 shows where consecutive bits have respectively changing bit values.
- the sync break field has 14 bits, which are set to 0 in this example, with the exception of the stop bit.
- the ID field has 10 bits, whose contents may perhaps not be known, with the exception of the start and stop bits.
- the first two fields each have a start and stop bit at the beginning and at the end respectively, the start bit at the beginning of the field having the 0 value and the stop bit at the end of the field having the 1 value. This similarly holds for the ID field.
- the sync break field may also have more than one stop bit, which can be communicated to the slave 1 possibly by using a corresponding signal or through programming.
- bit positions or edges of these bits as well as the useful bits of these fields can be used for the bit rate recognition .
- up to 24 bits of the sync break field and of the sync field can be used for the bit rate recognition.
- 7 useful bits of the ID field as well as its start bit may be used for bit rate recognition, so that the bit rate recognition can reckon with a transmission time of 24 bits or 34 bits and thus the , operation can be clearly more accurate than if it were based only on a transmission time of 8 bits, which is the case for solutions in accordance with the state of the art.
- the slave bus subscriber as invented has been described in the example of embodiment with reference to a bus subscriber for the LIN data bus; the invention, however, is not restricted to a slave bus subscriber for this type of data bus, but can rather be used in many cases for serial data buses having a header of a known structure.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Small-Scale Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Debugging And Monitoring (AREA)
- Information Transfer Systems (AREA)
Abstract
Description
- The invention relates to a slave bus subscriber for a serial data bus to which additionally at least one master bus subscriber as well as possibly further slave bus subscribers are connected.
- Such serial data bus systems are put to multiple use in vehicles for transmitting control signals and data to peripheral units. Such a known serial data bus system is, for example, the LIN data bus that is used for purposes for which no extremely strict requirement as regards transmission speed or reliability is made.
- In such a serial data bus system, mostly one master bus subscriber and possibly several slave bus subscribers are provided. Particularly the slave bus subscribers are to be realized in a cost-effective manner, so that they do not generally have any quartz. However, to still enable serial communication at the required bit rate or Baud rate with such a slave bus subscriber, a header having a sync field, i.e. a field with, for example, 10 bits (including start and stop bits) and having known bit values is generally provided in the data bus protocols of such serial data buses, so that a bit rate or Baud rate can be determined from the time sequence of the edges of the individual bits. But since such sync fields are generally relatively short, frequently having 10 bits in particular (including start and stop bits), the determination of the bit rate is not very accurate. Furthermore, in many applications interference is superimposed on the serially transmitted signals and thus also on the sync field. In addition, the signals have jitter i.e. time based errors, so that the predefined signal sequence allows only an imprecise determination of the bit rate on account of its limited length.
- All said problems may cause a quite inaccurate determination of the bit rate in practice.
- It is an object of the present invention to indicate a slave bus subscriber which affords a more exact determination of the bit or Baud rate, as the case may be.
- This object is achieved for a first embodiment of the invention by the features of the patent claim 1:
- A slave bus subscriber for a serial data bus with a master bus subscriber, wherein the slave bus subscriber recognizes with the help of the header of the data packet the bit rate of a data packet whose header has a sync break field, a sync field and an ID field and is received over the data bus, so that the periods between edges of bits having known bit intervals of at least the sync field and the sync break field are evaluated and the bit rate is determined from the evaluated periods.
- For recognizing the bit rate, the slave bus subscriber according to the invention evaluates not only the bits of the sync field actually provided for it, but also known bits of an additionally transmitted sync break field as well as preferably also the known bits of an ID field further transmitted in the header.
- A requirement for the evaluation of these further fields is that they contain bits having known position and known values, whose positions and thus mutual intervals of the bits must be known. Thus with the known positions and known bit values the time sequence of the edges of these known bits can also be evaluated. This takes place, in principle, in the same manner as the evaluation of the bits of the sync field. Distinctly greater accuracy can be achieved, however, by using other bits of other fields, for example, the accuracy of the bit rate detection is tripled by using a total of 24 bits of the first two fields instead of the 8 bits customarily used. The bit rate can be determined in a manner known per se from the established intervals of the evaluated edges of the known bits of these two fields up to the beginning of the third field (Note: the falling edge of the start bit of the third field is needed!).
- Furthermore, a clearly reduced susceptibility to interference and jitter is achieved by the broader base i.e. the higher number of bits on which the bit rate recognition is based.
- Furthermore, there is the advantage that a slave bus subscriber working in accordance with the invention can be used in a data bus in common with slave bus subscribers that do not evaluate several fields for the bit rate recognition, but that use only 1 field for the bit rate recognition, as provided in the state of the art.
- Advantageously, the start and stop bits of the fields can be used for determining the intervals of certain bits, as is provided according to one embodiment of the invention as claimed in
claim 2, because these start and stop bits have known positions and values. - The evaluation of known bits i.e. bits of known values and known positions within the three fields assumes that also the stop bit of the sync break field has a specified time length, preferably the period predefined for 1 bit or a predefined number of stop bits. This is often the case in known systems. However, there may also be master bus subscribers in systems, which master bus subscribers do not adhere to these rules and select the periods or number of stop bits of the sync break field differently or variably. Therefore, it is proposed according to another embodiment of the invention as claimed in
claim 3 that this time length is signaled to the slave or programmed in the slave if the time length of the stop bit of the sync break field is known. - Another embodiment of the invention as claimed in
claim 4 describes special bits, which are generally fixedly predefined in the above-described fields of the header and whose values are known, which can thus be used advantageously for the bit rate recognition as invented. - Another embodiment of the invention as claimed in
claim 5 provides that several bits of the ID field, where known, are incorporated in the bit rate recognition. If the ID code of the master bus subscriber is known, which is generally the case, a further improvement in the accuracy and security of bit rate recognition is provided. - As already mentioned in the opening paragraph, the slave bus subscriber as invented can be advantageously used in a LIN data bus, which has the above-mentioned three fields of the header according to its standardization, wherein certain bits are defined, on which the bit rate recognition can be based even for unknown contents, especially of the ID field.
- These and other aspects of the invention are apparent from and will be elucidated, by way of non-limitative example, with reference to the embodiments described hereinafter.
-
FIG. 1 : shows a block circuit diagram of the slave bus subscriber as invented and -
FIG. 2 : shows a time diagram of a header of a data packet. -
FIG. 1 shows aslave bus subscriber 1 as invented in the form of a block circuit diagram, which slave bus subscriber is connected to other bus subscribers over a serial data bus DB. These bus subscribers, which are not pointed out in any further detail inFIG. 1 , are particularly master bus subscribers and possibly other slave bus subscribers. - The slave bus subscriber shown in
FIG. 1 has atransceiver 2 that establishes the physical connection to the data bus DB, which is a serial data bus. - The data bus may be, for example, a what is called LIN data bus, which is often used in vehicles for transmitting control data not relevant to safety.
- An
oscillator 3 is provided in theslave bus subscriber 1, which oscillator has a low frequency accuracy, thus need not be a quartz oscillator. The construction of the oscillator provides that the structure of the slave bus subscriber can be comparatively cost-effective. -
FIG. 1 further shows in the slave bus subscriber 1 acircuit block 4 for bit rate or Baud rate recognition. Thecircuit block 4 for the bit and Baud rate recognition receives for this purpose, on the one hand, the oscillator signal of theoscillator 3 and, on the other hand, the data that were received serially over the data bus DB and passed on to thecircuit block 4 by means of thetransceiver 2 for bit rate recognition. - These data further reach a serial-to-
parallel converter 5, which converts the serially received data into parallel data. These parallel data are passed on to acontrol 7 over aparallel data bus 6 provided in theslave bus subscriber 1, whichcontrol 7 carries out an evaluation of the data, which, however, in a way not further shown in more detail inFIG. 1 , also controls the other circuit blocks of theslave bus subscriber 1. - In order to execute the
oscillator 3 shown inFIG. 1 as simple as possible, thus for example without the need to provide any quartz oscillator and also to execute the bit rate recognition by means of thecircuit block 4 as accurately and securely as possible, a special evaluation of several fields of the header that precedes every data block is executed as invented. This is further explained as follows with reference toFIG. 2 , which gives a schematic representation of the structure of such a header with three data packets. - As
FIG. 2 shows, the whole header as shown inFIG. 2 has a maximum of 34 bits. The header is subdivided into three fields, namely a sync break field, a sync field and an ID field. Here the sync break field, the sync field and the ID field have one start bit each; the sync field and the ID field have one stop bit each and the sync break field has at least one stop bit. - With the solutions known according to the state of the art, only the sync field is used for bit rate recognition in slave bus subscribers. Its first 8 bits represent bits having known positions and known values, so that the time intervals to the bit edges of these bits can be evaluated and used for bit rate recognition. The main disadvantage of this is that only 8 bits are used for bit rate recognition and thus the accuracy of the bit rate recognition is relatively low. Furthermore, the low number of evaluated bits causes relatively high sensitivity to interference and jitter and to superpositioning of this data bus interference.
- The
bit rate recognition 4 in the slave bus subscriber as invented is therefore designed, as shown inFIG. 1 , so that that also the bits having known positions and known values of the other fields, viz. of the sync break field and ID field are evaluated. - The representation in
FIG. 2 shows where consecutive bits have respectively changing bit values. The sync break field has 14 bits, which are set to 0 in this example, with the exception of the stop bit. The ID field has 10 bits, whose contents may perhaps not be known, with the exception of the start and stop bits. - The first two fields each have a start and stop bit at the beginning and at the end respectively, the start bit at the beginning of the field having the 0 value and the stop bit at the end of the field having the 1 value. This similarly holds for the ID field. The sync break field may also have more than one stop bit, which can be communicated to the
slave 1 possibly by using a corresponding signal or through programming. - Thus, these bit positions or edges of these bits as well as the useful bits of these fields can be used for the bit rate recognition . In the simplest case, up to 24 bits of the sync break field and of the sync field can be used for the bit rate recognition. Also 7 useful bits of the ID field as well as its start bit may be used for bit rate recognition, so that the bit rate recognition can reckon with a transmission time of 24 bits or 34 bits and thus the , operation can be clearly more accurate than if it were based only on a transmission time of 8 bits, which is the case for solutions in accordance with the state of the art.
- The slave bus subscriber as invented has been described in the example of embodiment with reference to a bus subscriber for the LIN data bus; the invention, however, is not restricted to a slave bus subscriber for this type of data bus, but can rather be used in many cases for serial data buses having a header of a known structure.
Claims (7)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP04105213 | 2004-10-21 | ||
EP04105213 | 2004-10-21 | ||
EP04105213.5 | 2004-10-21 | ||
PCT/IB2005/053300 WO2006043186A1 (en) | 2004-10-21 | 2005-10-07 | Slave bus subscriber for a serial data bus |
Publications (2)
Publication Number | Publication Date |
---|---|
US20080276023A1 true US20080276023A1 (en) | 2008-11-06 |
US7757021B2 US7757021B2 (en) | 2010-07-13 |
Family
ID=35404632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/577,704 Active 2026-05-29 US7757021B2 (en) | 2004-10-21 | 2005-10-07 | Slave bus subscriber for a serial data bus |
Country Status (7)
Country | Link |
---|---|
US (1) | US7757021B2 (en) |
EP (1) | EP1805636B1 (en) |
JP (1) | JP2008518497A (en) |
CN (1) | CN100481057C (en) |
AT (1) | ATE388445T1 (en) |
DE (1) | DE602005005213T2 (en) |
WO (1) | WO2006043186A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060245515A1 (en) * | 2005-04-28 | 2006-11-02 | Nec Electronics Corporation | Data reception apparatus and synchronizing signal detection method and program |
US20080205498A1 (en) * | 2006-12-04 | 2008-08-28 | Fred Liebermann | Method for edge formation of signals and transmitter/receiver component for a bus system |
DE102011004040A1 (en) | 2010-02-22 | 2011-08-25 | DENSO CORPORATION, Aichi-pref. | Synchronization signal detection device |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10252165A1 (en) * | 2002-11-09 | 2004-05-19 | Philips Intellectual Property & Standards Gmbh | Communications integrated circuit for implementation of send and receive functions of a network node, especially of a motor vehicle data bus node using the local interconnect network protocol, has an autonomous interface circuit |
US8422667B2 (en) | 2005-01-27 | 2013-04-16 | The Chamberlain Group, Inc. | Method and apparatus to facilitate transmission of an encrypted rolling code |
USRE48433E1 (en) | 2005-01-27 | 2021-02-09 | The Chamberlain Group, Inc. | Method and apparatus to facilitate transmission of an encrypted rolling code |
US9148409B2 (en) | 2005-06-30 | 2015-09-29 | The Chamberlain Group, Inc. | Method and apparatus to facilitate message transmission and reception using different transmission characteristics |
JP5238369B2 (en) * | 2008-06-17 | 2013-07-17 | ルネサスエレクトロニクス株式会社 | Data receiving apparatus, data receiving method, and data receiving program |
JP2011035473A (en) * | 2009-07-29 | 2011-02-17 | Renesas Electronics Corp | Baud rate error detection circuit and baud rate error detection method |
US20110317835A1 (en) * | 2010-06-24 | 2011-12-29 | Laird Edward T | Method and Apparatus to Facilitate Wireline Transmission of an Encrypted Rolling Code |
DE102012200997A1 (en) * | 2011-08-29 | 2013-02-28 | Robert Bosch Gmbh | Method and device for checking the correct function of a serial data transmission |
JP6023545B2 (en) * | 2012-10-18 | 2016-11-09 | 新日本無線株式会社 | Serial communication device |
GB2516837B (en) | 2013-07-31 | 2015-12-09 | Ip Access Ltd | Network elements, wireless communication system and methods therefor |
EP3453144B1 (en) | 2016-05-02 | 2019-08-07 | Sew-Eurodrive GmbH & Co. KG | Method for integrating a further bus subscriber into a bus system, and bus system |
US10652743B2 (en) | 2017-12-21 | 2020-05-12 | The Chamberlain Group, Inc. | Security system for a moveable barrier operator |
US11074773B1 (en) | 2018-06-27 | 2021-07-27 | The Chamberlain Group, Inc. | Network-based control of movable barrier operators for autonomous vehicles |
US11423717B2 (en) | 2018-08-01 | 2022-08-23 | The Chamberlain Group Llc | Movable barrier operator and transmitter pairing over a network |
US10997810B2 (en) | 2019-05-16 | 2021-05-04 | The Chamberlain Group, Inc. | In-vehicle transmitter training |
DE102019125270A1 (en) * | 2019-09-19 | 2021-03-25 | Beckhoff Automation Gmbh | Method for processing telegrams in an automation network, automation network, master participant and slave participant |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5612961A (en) * | 1995-04-27 | 1997-03-18 | International Business Machines Corporation | Method and system for verification of the baud rate for an asynchronous serial device residing within a data processing system |
US20020101884A1 (en) * | 2001-02-01 | 2002-08-01 | Pohlmeyer Aldan J. | Method and apparatus for operating a communication bus |
US20030070019A1 (en) * | 2001-09-26 | 2003-04-10 | Lambros Dalakuras | Method and device for transmitting information on a bus system, and a bus system |
US20060013348A1 (en) * | 2002-10-18 | 2006-01-19 | Koninklijke Philips Electronics N.V. | Data processing apparatus that identifies a communication clock frequency |
US20060120390A1 (en) * | 2003-06-11 | 2006-06-08 | Habben Hartnut K | Master node for a lin network |
US20060245515A1 (en) * | 2005-04-28 | 2006-11-02 | Nec Electronics Corporation | Data reception apparatus and synchronizing signal detection method and program |
US20070291887A1 (en) * | 2006-05-30 | 2007-12-20 | Nec Electronics Corporation | Serial communication system with baud rate generator |
US7418031B2 (en) * | 2003-08-06 | 2008-08-26 | Stmicroelectronics Pvt. Ltd. | Automatic baud rate determination |
-
2005
- 2005-10-07 WO PCT/IB2005/053300 patent/WO2006043186A1/en active Application Filing
- 2005-10-07 AT AT05787957T patent/ATE388445T1/en not_active IP Right Cessation
- 2005-10-07 EP EP05787957A patent/EP1805636B1/en not_active Not-in-force
- 2005-10-07 DE DE602005005213T patent/DE602005005213T2/en active Active
- 2005-10-07 CN CNB2005800358824A patent/CN100481057C/en not_active Expired - Fee Related
- 2005-10-07 US US11/577,704 patent/US7757021B2/en active Active
- 2005-10-07 JP JP2007537425A patent/JP2008518497A/en not_active Withdrawn
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5612961A (en) * | 1995-04-27 | 1997-03-18 | International Business Machines Corporation | Method and system for verification of the baud rate for an asynchronous serial device residing within a data processing system |
US20020101884A1 (en) * | 2001-02-01 | 2002-08-01 | Pohlmeyer Aldan J. | Method and apparatus for operating a communication bus |
US20030070019A1 (en) * | 2001-09-26 | 2003-04-10 | Lambros Dalakuras | Method and device for transmitting information on a bus system, and a bus system |
US20060013348A1 (en) * | 2002-10-18 | 2006-01-19 | Koninklijke Philips Electronics N.V. | Data processing apparatus that identifies a communication clock frequency |
US20060120390A1 (en) * | 2003-06-11 | 2006-06-08 | Habben Hartnut K | Master node for a lin network |
US7418031B2 (en) * | 2003-08-06 | 2008-08-26 | Stmicroelectronics Pvt. Ltd. | Automatic baud rate determination |
US20060245515A1 (en) * | 2005-04-28 | 2006-11-02 | Nec Electronics Corporation | Data reception apparatus and synchronizing signal detection method and program |
US20070291887A1 (en) * | 2006-05-30 | 2007-12-20 | Nec Electronics Corporation | Serial communication system with baud rate generator |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060245515A1 (en) * | 2005-04-28 | 2006-11-02 | Nec Electronics Corporation | Data reception apparatus and synchronizing signal detection method and program |
US20080205498A1 (en) * | 2006-12-04 | 2008-08-28 | Fred Liebermann | Method for edge formation of signals and transmitter/receiver component for a bus system |
US8054911B2 (en) * | 2006-12-04 | 2011-11-08 | Atmel Corporation | Method for edge formation of signals and transmitter/receiver component for a bus system |
DE102011004040A1 (en) | 2010-02-22 | 2011-08-25 | DENSO CORPORATION, Aichi-pref. | Synchronization signal detection device |
US20110206067A1 (en) * | 2010-02-22 | 2011-08-25 | Denso Corporation | Synchronization signal detection apparatus |
US8559462B2 (en) | 2010-02-22 | 2013-10-15 | Denso Corporation | Synchronization signal detection apparatus |
DE102011004040B4 (en) | 2010-02-22 | 2019-09-19 | Denso Corporation | Synchronization signal detection device |
Also Published As
Publication number | Publication date |
---|---|
CN100481057C (en) | 2009-04-22 |
ATE388445T1 (en) | 2008-03-15 |
DE602005005213D1 (en) | 2008-04-17 |
JP2008518497A (en) | 2008-05-29 |
US7757021B2 (en) | 2010-07-13 |
DE602005005213T2 (en) | 2009-04-23 |
WO2006043186A1 (en) | 2006-04-27 |
EP1805636B1 (en) | 2008-03-05 |
EP1805636A1 (en) | 2007-07-11 |
CN101044468A (en) | 2007-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7757021B2 (en) | Slave bus subscriber for a serial data bus | |
US8514065B2 (en) | Method and device for waking users of a bus system, and corresponding users | |
EP3371935B1 (en) | Confirming data accuracy in a distributed control system | |
US20080062892A1 (en) | High speed bus protocol with programmable scheduler | |
AU729187B2 (en) | Method and device for transmitting data frames | |
US6691056B2 (en) | Circuit arrangement for error recognition of a two-wire data bus | |
US10491418B2 (en) | Can controller and data transmission method using the same | |
EP3896600A1 (en) | Mitigating adjacent rfid reader interference | |
EP3402129A1 (en) | Bit encoding for a bus communication system | |
EP3275130B1 (en) | Method for transmitting messages in a data bus system, transceiver and electronic control unit for a motor vehicle | |
EP0568804A2 (en) | Communication control apparatus | |
EP1563404B1 (en) | Integrated circuit | |
US20210058495A1 (en) | Communication device, communication system, and protocol switchover method | |
CN114128221A (en) | Subscriber station for a serial bus system and method for communication in a serial bus system | |
CN114503520B (en) | Conflict detector for subscriber stations of a serial bus system and method for communication in a serial bus system | |
US6985495B2 (en) | Packet communication monitor | |
EP0479607B1 (en) | Method and arrangement for detecting framing bit sequence in digital data communications system | |
US6219416B1 (en) | Method and apparatus for processing FISU frames according to the Signalling System 7 protocol | |
US6122286A (en) | Method of controlling access to a transmission channel jointly used by a plurality of data sources | |
EP0336945B1 (en) | Data link monitoring system | |
US4771421A (en) | Apparatus for receiving high-speed data in packet form | |
JP4586492B2 (en) | One-wire data communication method and one-wire data transmitter / receiver using this communication method | |
US20240364442A1 (en) | Semiconductor device and electronic appliance | |
US6832332B2 (en) | Automatic detection and correction of marginal data in polling loop system | |
CN102160321A (en) | Method for operating a communication system with a plurality of nodes and communication system therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KONINKLIJKE PHILIPS ELECTRONICS N.V.;REEL/FRAME:019719/0843 Effective date: 20070704 Owner name: NXP B.V.,NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KONINKLIJKE PHILIPS ELECTRONICS N.V.;REEL/FRAME:019719/0843 Effective date: 20070704 |
|
AS | Assignment |
Owner name: NXP B.V.,NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WENZEL, DIRK;REEL/FRAME:024442/0657 Effective date: 20100526 Owner name: NXP B.V., NETHERLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WENZEL, DIRK;REEL/FRAME:024442/0657 Effective date: 20100526 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: PARTNERS FOR CORPORATE RESEARCH INTERNATIONAL, CAY Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NXP B. V.;REEL/FRAME:031334/0449 Effective date: 20120907 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: FUTURE LINK SYSTEMS, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARTNERS FOR CORPORATE RESEARCH INTERNATIONAL;REEL/FRAME:032399/0965 Effective date: 20130808 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |