TW200421513A - IC tester system for eliminating electrostatic discharge damage - Google Patents
IC tester system for eliminating electrostatic discharge damage Download PDFInfo
- Publication number
- TW200421513A TW200421513A TW92108280A TW92108280A TW200421513A TW 200421513 A TW200421513 A TW 200421513A TW 92108280 A TW92108280 A TW 92108280A TW 92108280 A TW92108280 A TW 92108280A TW 200421513 A TW200421513 A TW 200421513A
- Authority
- TW
- Taiwan
- Prior art keywords
- test
- component
- interface
- patent application
- furnace door
- Prior art date
Links
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Description
200421513 五、發明說明(1) 發明所屬之技術領域 ^本^明係提供一種I C元件測試系統,尤指一種可防 靜電破壞之I C元件電性電量測試系統。 先前技術200421513 V. Description of the invention (1) The technical field to which the invention belongs ^ The present invention provides an IC component test system, especially an electrical capacity test system for IC components that can prevent electrostatic damage. Prior art
在IC晶片製造過程中,產品的Γ可靠性 (reliability)」為非常重要的考量因素之一,可靠性可 簡單描述為產品在正常使用條件下,能順利工作的使用 期限。I C製造業者為了能在短時間内得知產品的使用壽 命’通常會使用「加速壽命測試實驗」(Acceierated lifetime test)來預測產品的平均使用壽命,其方式是 利用比正^工作條件更嚴格的工作環境,例如在較高的 環境溫度、電壓、電流或壓力下進行產品壽命測試,求 得產品在惡化條件下的壽命,再利用生命期模型 (Li feti me Model )計算出產品在正常使用條件下的壽 命。一般I C廠的可靠性測試依其測試方法可以分為「晶 圓層次」(Wafer-Level Reliability,WLR)及「封裝層 次」(Package-Level Reliability, PLR)二種,前者是 將晶圓直接放入一般生產線上的測試機台做測試,而後 者則是先將晶圓切割封裝成一顆顆的測試樣本,然後將 這些樣本插入測試板,再將其放置於特殊的高溫爐内做 測試。其中「封裝層次」可靠性測試的壽命測試實驗條In the IC chip manufacturing process, the "reliability" of a product is one of the very important factors to consider. Reliability can be simply described as the service life of the product under normal use conditions. In order for IC manufacturers to know the service life of products in a short period of time, they usually use the "Accelerated lifetime test" to predict the average service life of their products by using stricter working conditions than Working environment, such as product life test under high ambient temperature, voltage, current or pressure, to determine the life of the product under deteriorating conditions, and then use the life cycle model (Li feti me Model) to calculate the product under normal use conditions Life. The reliability test of general IC factories can be divided into "Wafer-Level Reliability (WLR)" and "Package-Level Reliability (PLR)" according to their test methods. The former is to directly place the wafer Tests are carried out in a test machine on a general production line, while the latter first cuts and packages the wafer into test samples, then inserts these samples into a test board, and then places them in a special high-temperature furnace for testing. Among them, the life test test strip of the "package level" reliability test
200421513 五、發明說明(2) 件(stress condi t ion)較接近產品正常工作條件,結果 也較為業界所接受。 目前IC晶片廠最常使用的封裝層次丨c晶片電性測試 設備係如圖一所示,圖一為習知一丨c測試設備丨〇的外觀 示意圖丄IC晶片測試設備i 〇包含一溫度控制爐體1 2、以 及一耐,溫材料1 6,如橡膠,固定地設於爐門丨4内外兩 侧。耐高溫材料1 6係用於隔絕溫度控制爐内外之溫度, 其上有數個切開之細長開口 ,供測試板b〇ard)3〇 穿過而插於爐門1 4上。測試板3 0包含有一待測元件插槽200421513 V. Description of the invention (2) The stress conditon is closer to the normal working conditions of the product, and the result is more acceptable to the industry. At present, the most commonly used packaging level of IC wafer fabs. C-chip electrical test equipment is shown in Figure 1. Figure 1 shows the appearance of the conventional c-test equipment. 丨 IC chip test equipment i 〇 contains a temperature control. The furnace body 12 and a temperature-resistant and temperature-resistant material 16 such as rubber are fixedly arranged on the inner and outer sides of the furnace door 丨 4. The high temperature resistant material 16 is used to isolate the temperature inside and outside the temperature control furnace, and there are several slits that are cut open for the test board b〇ard) 30 to pass through and insert into the furnace door 14. Test board 30 contains a slot for the device under test
(socket) 34 ’用以放置一待測元件32,例如一待測ic, 一測試導線3 6,以及一測試介面(或稱為金手指)3 8,用 以連接一測試單元之連接埠(未顯示)。在進行測試時, 將封裝成測試樣本的待測元件(device under test, DUT) 32裝置於測試元件插槽34上,並將測試板3〇以人工 方式插入爐門1 4上耐高溫材料之細長開口 1 8,接著將爐 2,然後利用溫度控制爐提供可靠性測試所需之 咼μ環丨兄,測試線路提供電流、電壓以進行測試。(socket) 34 'is used to place a device under test 32, such as a test IC, a test lead 36, and a test interface (or golden finger) 3 8 for connecting a port of a test unit ( Not shown). During the test, a device under test (DUT) 32 packaged as a test sample is installed on the test element slot 34, and the test board 30 is manually inserted into the high temperature resistant material on the furnace door 14 The elongated opening 18, then the furnace 2, and then the temperature control furnace is used to provide the required μ loops for the reliability test. The test circuit provides current and voltage for the test.
$而’ 1知I C晶片電性測試設備i 〇的設計上有無法 =止靜ΐ破壞待測元件之缺失:當操作人員將測試板3 0 k耐南皿材料之細長開口 1 8插於爐門1 4上(loading boards)時,測試板3〇上的測試介面38及板面導電處 一该耐南溫材料丨6會相互摩擦產生靜電現象,破壞待測$ , '1 knows that the IC chip electrical test equipment i 〇 can not be designed = only statically destroys the absence of the component to be tested: when the operator inserts the test board 30 k of the slender opening of the south resistant material 18 into the furnace When the door 14 is loading (loading boards), the test interface 38 on the test board 30 and the conductive surface of the board-the South-temperature-resistant material 丨 6 will rub against each other to generate static electricity, which will destroy the test.
第6頁 200421513 五、發明說明(3) 元件,導致在尚未正式測試電性時,元件就已遭靜電破 壞而失去正常功能。同樣地,在測試完成後,操作人員 將測試板30從爐門14取下(unloading)時,也會因為與摩 擦產生靜電破壞元件,造成莫大之損失。 目前針對習知I C晶片電性測試設備之缺失的補救方 法,一般是使用由測試設備原廠所提供的特殊夾具,在 將測試樣本放置於測試元件插槽時,先以該特殊夾具封 閉每一顆I C待測元件,使操作人員將測試板插於爐門上 時不會有靜電產生,然後在進行電性測試前,再將每一Page 6 200421513 V. Description of the invention (3) The component has caused the component to be damaged by static electricity and lose its normal function before the electrical test has been formally tested. Similarly, when the test panel 30 is unloaded from the furnace door 14 by the operator after the test is completed, the components may be destroyed by static electricity due to friction, which may cause great losses. The current remedy for the lack of conventional IC chip electrical test equipment is generally to use a special fixture provided by the original test equipment factory. When placing the test sample in the test component slot, each special fixture is first used to close each IC test components, so that the operator will not generate static electricity when the test board is inserted in the furnace door, and then before each electrical test,
顆待測元件上之夾具--拆下,才能進行測試;測試完 畢’操作人員欲將測試板取下之前,同樣也必須先裝上 原廠所附之防靜電夾具,才能取下測試板。此利用夾具 的方法雖然可以防止靜電產生,但在執行電性測試時必 須花費很多時間裝設、取下夾具,步驟也非常麻煩,甚 至當操作人員在裝設夾具時,也可能因為步驟之繁複導 致人為疏失而破壞了待測元件,仍然無法有效提昇電性 測試之成本與效果。因此一種操作步驟簡單的防靜電破 壞之I C晶片電性測試設備實為當前丨c製造廠所急切需要 的。Remove the fixture on the component to be tested before testing; after the test is completed, the operator must also install the anti-static fixture attached to the factory before removing the test board. Although this method using a fixture can prevent the generation of static electricity, it must take a lot of time to set up and remove the fixture when performing electrical tests, and the steps are very cumbersome. Even when the operator sets up the fixture, the steps may be complicated. As a result of human error, the device under test is destroyed, and the cost and effect of the electrical test cannot be effectively improved. Therefore, an IC chip electrical test equipment with simple anti-static damage operation steps is really urgently needed by current manufacturers.
發明内容Summary of the Invention
本發明之主要目的在於提供一種可防靜電破壞之1CThe main object of the present invention is to provide a 1C which can prevent electrostatic damage.
第7頁 200421513Page 7 200421513
五、發明說明 元件測試V. Description of the invention
在本發明之申請專利範圍中,揭露了 一種防靜電破 壞之I C測試系統’該I c測試系統包含有一溫度控制爐與 至少一 I C元件測试板。該溫度測試爐包含有一溫度控製 爐體、一爐門以及一設置於該爐門上之耐高溫材料。該 I C元件測試板包含有一電路板體、至少一待測元件插 槽、一測試介面、一接地介面、一測試導線及一虛置導 線。其中在該I C元件測試板載入/載出過程中,該測試導 線與該耐高溫材料因摩擦所產生之靜電,可利用琴虎罟 導線連接至該接地介面接地導出。 H 本發明之防靜電破壞I C測試系統,設置有一虛置導 線及一接地介面,能夠將因測試導線與耐高溫材料摩擦 所產生之靜電在測試前預先接地導出,避免靜電破壞1(: 待測元件,有效改善習知設備之缺陷,進而提升丨c電性 電量測試之準確度。 為了使 貴審查委員能更進一步了解本發明之特徵 及技術内容’請參閱以下有關本發明之詳細說明與附 圖。然而所附圖式僅供參考與說明用,並非用來^本發 明加以限制者。 實施方式In the scope of the patent application of the present invention, an IC test system for anti-static damage is disclosed. The IC test system includes a temperature control furnace and at least one IC component test board. The temperature test furnace includes a temperature-controlled furnace body, a furnace door, and a high-temperature resistant material disposed on the furnace door. The IC component test board includes a circuit board body, at least one slot for a component under test, a test interface, a ground interface, a test lead, and a dummy lead. During the loading / unloading process of the IC component test board, the static electricity generated by the test lead and the high temperature resistant material due to friction can be connected to the ground interface and grounded by using a Qinhu 罟 wire. H The anti-static destruction IC test system of the present invention is provided with a dummy wire and a ground interface, which can lead the static electricity generated by the friction between the test wire and the high-temperature resistant material to ground before testing to avoid electrostatic damage. 1 (: to be tested Components, effectively improve the defects of the conventional equipment, and thus improve the accuracy of the electrical power test. In order to allow your reviewers to better understand the features and technical content of the present invention, 'please refer to the following detailed description and appendix of the present invention However, the drawings are for reference and explanation only, and are not intended to limit the present invention.
200421513200421513
吻參考圖二’圖二為本發明j C元件測 意圖。如圖—说-r ☆ 1丁㊇或系統5 0之示 = 如圖一所不,本發明IC元件測試系 >皿度控制爐6〇與一 、、先50匕a有一 60包含有一、心-件測忒板部分。溫度控制爐 也3有溫度控制爐體62,用以提供, 的測試溫度,一捸垃你#狄座丨、成胁L W測兀件適當 一射古、口从w連接於,皿度控制爐體上之爐門64,以及 f同洫材料66,如橡膠,固定設置於爐門64上, 隔絕控制爐内外之、、W声,苴卜1右#柄+ W概η外之/皿厪,其上具有數個切開之細長開口 ICto件測試板70包含有一電路板體71,一待測元 ,槽72設置於電路板體71上,用以裝置一⑽寺測元件 Μ,一測試介面73,用以連接一測試單元之連接埠(未潑 ,),一接地介面74,用以連接一接地之連接埠8〇,一須 試導線75,用以連接待測元件插槽72與測試介面73,以、 =一虛置導線76,用以連接測試導線75與接地介面74。 中在本實施例中為了簡化說明,丨c元件測試系統5 〇僅 ^含有一 I Ctg件測試板7 〇,而I c元件測試板7 0亦僅包含 、一 I C待測元件插槽7 2。然而依實際狀況需要本發明j cRefer to FIG. 2 for reference. FIG. 2 is a schematic view of the j C element of the present invention. As shown in the figure-say -r ☆ 1 Ding㊇ or system 50 0 = as shown in Figure 1, the IC component test system of the present invention > dish control furnace 60 and a, first 50 daggers, a 60 including a, Heart-piece test plate portion. The temperature control furnace also has a temperature control furnace body 62 for providing the test temperature of the temperature, as soon as you # 迪 座 丨, ChengWu LW measuring element is appropriate, the mouth is connected to the dish control furnace The furnace door 64 on the body and the same material 66, such as rubber, are fixed on the furnace door 64 to isolate and control the inside and outside of the furnace, and the sound of the sound. The ICto component test board 70 having a plurality of cut-out elongated openings on it includes a circuit board body 71, an element to be tested, and a slot 72 is provided on the circuit board body 71 for installing a temple measurement component M and a test interface. 73, used to connect a test unit's connection port (unplugged), a ground interface 74, used to connect a grounded connection port 80, a test lead 75, used to connect the component under test 72 and the test The interface 73 is connected with a dummy lead 76 for connecting the test lead 75 and the ground interface 74. In this embodiment, in order to simplify the description, the c-component test system 5 〇 only contains an I Ctg test board 7 〇, and the I c-component test board 70 also includes only one IC test component slot 7 2 . However, the present invention is needed according to the actual situation.
剩試系統50可包含有複數個Ic元件測試板7〇,且每一 IC 疋件測試板70均可包含有複數個待測元件插槽72,可容 納複數個I C待測元件78進行測試。The remaining test system 50 may include a plurality of IC component test boards 70, and each IC component test board 70 may include a plurality of test component slots 72, which may accommodate a plurality of IC test components 78 for testing.
、—在進行測忒時’首先將I Of寺測元件7 8之接腳插入待 測元件插槽7 2之相對應孔洞中,使! c待測元件固定於待 /貝J元件插槽7 2上,接著將接地介面7 4與一接地之連接埠--- When performing the test, first insert the pins of the I Of temple component 7 8 into the corresponding holes in the component socket 72 of the component under test, so that! cThe component under test is fixed on the component slot 7 2 to be tested, and then the ground interface 7 4 and a grounded port
第9頁 200421513 五、發明說明(6) ί ί二”待測元件測試板70以人工方式由爐門64内 70固定於:3 1料66之細長開口 68,使待測元件測試板 盘射古、^从极上,此時因電路板體Ή上之測試導線7 5 ^ ϊ t 摩擦所產生之靜電會經由虛置導線76透 :二^ :面74連接之連接槔8〇接地導出,然後將該接 ί接埠80拔除並關閉爐門64,再將測試介面73與一 ^试:元之連接埠(未顯示)電連接,在預定測試條件下 進仃電性電量測試。Page 9 200421513 V. Description of the invention (6) ί ί 2 ”The test board 70 for the component to be tested is manually fixed by the inside 70 of the furnace door 64 to: 3 the elongated opening 68 of the material 66, so that the test board for the component to be tested Ancient, ^ from the pole, at this time, the static electricity generated by the test lead 7 5 ^ ϊ t on the circuit board body 透 will pass through the dummy lead 76: two ^: surface 74 connection 槔 8〇 ground, Then unplug the connection port 80 and close the furnace door 64, and then electrically connect the test interface 73 to a test port (not shown), and perform an electrical power test under predetermined test conditions.
當測試完成後,首先將測試單元之連接埠(未顯示) 自測試介面73拔除,接著開啟爐門64並將接地介面74與 一接地之,接埠8 0連接,然後以人工方式將〗(:元件測試 板7 0由耐咼溫材料66載出,此時因摩擦所產生之靜電會 經由虛置導線7 6透過與接地介面74連接之接地之連接埠 2 0接地導出’最後將接地之連接崞8 〇拔除,並將I c待測 元件7 8自待測元件插槽7 2取下,即完成I c元件之測試工 作0When the test is completed, first remove the port (not shown) of the test unit from the test interface 73, then open the furnace door 64 and connect the ground interface 74 to a ground, port 80, and then manually connect ( : The component test board 70 is carried by the high temperature resistant material 66. At this time, the static electricity generated by friction will pass through the dummy wire 7 6 through the grounded connection port 2 connected to the ground interface 74. Connect the 崞 8 to unplug and remove the I c test component 7 8 from the test component slot 7 2 to complete the test of the I c component. 0
相較於習知I C元件測試設備,本發明丨c元件測試系 統於I C元件測試板上設計了 一虛置導線與一接地介面, 能將因I C元件測試板上之測試導線與溫度控制爐門上之 高耐熱材料摩擦所產生之靜電直接接地導出,避免靜電 破壞I C待測元件,故可有效改善習知設備之缺點,提升 I C電性測試之準確率。Compared with the conventional IC component test equipment, the c component test system of the present invention is designed with a dummy wire and a ground interface on the IC component test board, which can connect the test lead of the IC component test board and the temperature control furnace door. The static electricity generated by the friction of the high heat-resistant material is directly grounded to prevent static electricity from damaging IC test components, so it can effectively improve the shortcomings of conventional equipment and improve the accuracy of IC electrical testing.
第10頁 200421513 五、發明說明(7) 以上所述僅為本發明之較佳實施例,凡依本發明申 請專利範圍所做之均等變化與修飾,皆應屬本發明專利 之涵蓋範圍。Page 10 200421513 V. Description of the invention (7) The above description is only a preferred embodiment of the present invention. Any equal changes and modifications made in accordance with the scope of the patent application of the present invention shall fall within the scope of the invention patent.
第11頁 200421513 圖式簡單說明 圖式之簡單說明 圖一為習知I C元件測試設備之不意圖。 圖二為本發明I c元件測試系統之示意圖。 圖式之符號說明Page 11 200421513 Simple illustration of the diagram Simple illustration of the diagram Figure 1 is the intention of the conventional IC component test equipment. FIG. 2 is a schematic diagram of the IC component testing system of the present invention. Schematic symbol description
第12頁 10 1C元 件 測 試 設 備 12 溫度 控 制 爐 體 14 爐門 16 耐高 溫 材 料 18 耐南 溫 材 料 上 之細長開 σ 30 I C測 試 板 32 1C待 測 元 件 34 1C待 測 元 件 插 槽 36 測試 導 線 38 測試 介 面 50 1C元 件 測 言式 系統 60 溫度 控 制 爐 62 溫度 控 制 爐 體 64 爐門 66 而才南 溫 材 料 68 耐南 溫 材 料 上 之細長開 π 70 I C測 試 板 71 電路 板 體 72 1C待 測 元 件 插 槽 73 測試 介 面 74 接地 介 面 75 測試 導 線 76 虛置 導 線 78 1C待 測 元 件 80 接地 連 接 埠Page 12 10 1C component testing equipment 12 Temperature control furnace body 14 Furnace door 16 High temperature resistant material 18 Slim opening on south temperature resistant material 30 IC test board 32 1C component to be tested 34 1C component to be tested slot 36 Test lead 38 Test interface 50 1C component test system 60 Temperature control furnace 62 Temperature control furnace body 64 Furnace door 66 and South temperature material 68 Slim opening on South temperature resistant material 70 IC test board 71 Circuit board body 72 1C component under test Slot 73 Test interface 74 Ground interface 75 Test lead 76 Dummy lead 78 1C DUT 80 Ground connection port
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92108280A TW591734B (en) | 2003-04-10 | 2003-04-10 | IC tester system for eliminating electrostatic discharge damage |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW92108280A TW591734B (en) | 2003-04-10 | 2003-04-10 | IC tester system for eliminating electrostatic discharge damage |
Publications (2)
Publication Number | Publication Date |
---|---|
TW591734B TW591734B (en) | 2004-06-11 |
TW200421513A true TW200421513A (en) | 2004-10-16 |
Family
ID=34059178
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW92108280A TW591734B (en) | 2003-04-10 | 2003-04-10 | IC tester system for eliminating electrostatic discharge damage |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW591734B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10041995B2 (en) | 2015-01-15 | 2018-08-07 | Amazing Microelectronic Corp. | Test method for eliminating electrostatic charges |
CN108414911B (en) * | 2018-03-01 | 2020-04-14 | 上海华岭集成电路技术股份有限公司 | Semiconductor wide temperature testing method |
-
2003
- 2003-04-10 TW TW92108280A patent/TW591734B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
TW591734B (en) | 2004-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7800391B2 (en) | Apparatus for testing a chip and methods of making and using the same | |
JPH09503577A (en) | Reusable die carrier for burn-in and burn-in processing | |
CN106771987A (en) | A kind of IC chip ageing tester and method of testing based on mother baby plate | |
CN103839771A (en) | Semiconductor device failure analysis sample production method and analysis method | |
KR101798440B1 (en) | An apparatus for testing a semiconductor device and a method of testing a semiconductor device | |
KR100510501B1 (en) | Test kit for semiconductor package and test method thereof | |
TW200421513A (en) | IC tester system for eliminating electrostatic discharge damage | |
TWI403725B (en) | Probe device having micro-pins inserted into interface board | |
CN102128991B (en) | Aging test device and test method thereof | |
CN117648892A (en) | Method and system for dynamically adjusting aging test parameters by using AI | |
US9837747B2 (en) | Burn-in socket for packaged integrated circuits | |
US6788047B1 (en) | DUT board for eliminating electrostatic discharge damage | |
KR100640634B1 (en) | Testing kit of semiconductor package and method for testing semiconductor package using the same | |
CN108398631B (en) | Electrostatic discharge failure verification method | |
JP2002365322A (en) | Charge measuring device and method, and electrostatic discharge detector and detection method therefor | |
JP2004063486A (en) | Chuck mechanism for prober | |
US6989684B2 (en) | System for and method of assessing chip acceptability and increasing yield | |
CN208026835U (en) | A kind of IC burn-in tests seat | |
KR100706138B1 (en) | Burn-in apparatus | |
US20240201224A1 (en) | Temperature resistant contact unit holder receptacle assembly and related methods | |
KR101943617B1 (en) | Method for inspection of secondary battery protection circuit using relaying method | |
KR20170119452A (en) | Insert assembly for receiving semiconductor device and test tray including the same | |
JP2004219144A (en) | Manufacturing method for semiconductor device | |
Steinman | Equipment ESD capability measurements | |
TWI410633B (en) | Upright test apparatus for electronic assemblies |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MK4A | Expiration of patent term of an invention patent |