Nothing Special   »   [go: up one dir, main page]

KR20110050561A - Resin paste for die bonding, method for producing semiconductor device, and semiconductor device - Google Patents

Resin paste for die bonding, method for producing semiconductor device, and semiconductor device Download PDF

Info

Publication number
KR20110050561A
KR20110050561A KR1020117007854A KR20117007854A KR20110050561A KR 20110050561 A KR20110050561 A KR 20110050561A KR 1020117007854 A KR1020117007854 A KR 1020117007854A KR 20117007854 A KR20117007854 A KR 20117007854A KR 20110050561 A KR20110050561 A KR 20110050561A
Authority
KR
South Korea
Prior art keywords
resin
semiconductor device
resin paste
die bonding
paste
Prior art date
Application number
KR1020117007854A
Other languages
Korean (ko)
Inventor
슈이치 모리
요시후미 스기우라
요우지 카타야마
세이고 요코치
메구무 오시코지
Original Assignee
히다치 가세고교 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 히다치 가세고교 가부시끼가이샤 filed Critical 히다치 가세고교 가부시끼가이샤
Publication of KR20110050561A publication Critical patent/KR20110050561A/en

Links

Images

Classifications

    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J179/00Adhesives based on macromolecular compounds obtained by reactions forming in the main chain of the macromolecule a linkage containing nitrogen, with or without oxygen, or carbon only, not provided for in groups C09J161/00 - C09J177/00
    • C09J179/04Polycondensates having nitrogen-containing heterocyclic rings in the main chain; Polyhydrazides; Polyamide acids or similar polyimide precursors
    • C09J179/08Polyimides; Polyester-imides; Polyamide-imides; Polyamide acids or similar polyimide precursors
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08GMACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONS ONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS
    • C08G18/00Polymeric products of isocyanates or isothiocyanates
    • C08G18/06Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen
    • C08G18/70Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen characterised by the isocyanates or isothiocyanates used
    • C08G18/72Polyisocyanates or polyisothiocyanates
    • C08G18/74Polyisocyanates or polyisothiocyanates cyclic
    • C08G18/76Polyisocyanates or polyisothiocyanates cyclic aromatic
    • C08G18/7657Polyisocyanates or polyisothiocyanates cyclic aromatic containing two or more aromatic rings
    • C08G18/7664Polyisocyanates or polyisothiocyanates cyclic aromatic containing two or more aromatic rings containing alkylene polyphenyl groups
    • C08G18/7671Polyisocyanates or polyisothiocyanates cyclic aromatic containing two or more aromatic rings containing alkylene polyphenyl groups containing only one alkylene bisphenyl group
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08GMACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONS ONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS
    • C08G18/00Polymeric products of isocyanates or isothiocyanates
    • C08G18/06Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen
    • C08G18/08Processes
    • C08G18/10Prepolymer processes involving reaction of isocyanates or isothiocyanates with compounds having active hydrogen in a first reaction step
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08GMACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONS ONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS
    • C08G18/00Polymeric products of isocyanates or isothiocyanates
    • C08G18/06Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen
    • C08G18/28Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen characterised by the compounds used containing active hydrogen
    • C08G18/2805Compounds having only one group containing active hydrogen
    • C08G18/2815Monohydroxy compounds
    • C08G18/282Alkanols, cycloalkanols or arylalkanols including terpenealcohols
    • C08G18/2825Alkanols, cycloalkanols or arylalkanols including terpenealcohols having at least 6 carbon atoms
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08GMACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONS ONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS
    • C08G18/00Polymeric products of isocyanates or isothiocyanates
    • C08G18/06Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen
    • C08G18/28Polymeric products of isocyanates or isothiocyanates with compounds having active hydrogen characterised by the compounds used containing active hydrogen
    • C08G18/40High-molecular-weight compounds
    • C08G18/48Polyethers
    • C08G18/4854Polyethers containing oxyalkylene groups having four carbon atoms in the alkylene group
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08GMACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONS ONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS
    • C08G73/00Macromolecular compounds obtained by reactions forming a linkage containing nitrogen with or without oxygen or carbon in the main chain of the macromolecule, not provided for in groups C08G12/00 - C08G71/00
    • C08G73/06Polycondensates having nitrogen-containing heterocyclic rings in the main chain of the macromolecule
    • C08G73/10Polyimides; Polyester-imides; Polyamide-imides; Polyamide acids or similar polyimide precursors
    • CCHEMISTRY; METALLURGY
    • C08ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08LCOMPOSITIONS OF MACROMOLECULAR COMPOUNDS
    • C08L79/00Compositions of macromolecular compounds obtained by reactions forming in the main chain of the macromolecule a linkage containing nitrogen with or without oxygen or carbon only, not provided for in groups C08L61/00 - C08L77/00
    • C08L79/04Polycondensates having nitrogen-containing heterocyclic rings in the main chain; Polyhydrazides; Polyamide acids or similar polyimide precursors
    • C08L79/08Polyimides; Polyester-imides; Polyamide-imides; Polyamide acids or similar polyimide precursors
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09DCOATING COMPOSITIONS, e.g. PAINTS, VARNISHES OR LACQUERS; FILLING PASTES; CHEMICAL PAINT OR INK REMOVERS; INKS; CORRECTING FLUIDS; WOODSTAINS; PASTES OR SOLIDS FOR COLOURING OR PRINTING; USE OF MATERIALS THEREFOR
    • C09D11/00Inks
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09DCOATING COMPOSITIONS, e.g. PAINTS, VARNISHES OR LACQUERS; FILLING PASTES; CHEMICAL PAINT OR INK REMOVERS; INKS; CORRECTING FLUIDS; WOODSTAINS; PASTES OR SOLIDS FOR COLOURING OR PRINTING; USE OF MATERIALS THEREFOR
    • C09D179/00Coating compositions based on macromolecular compounds obtained by reactions forming in the main chain of the macromolecule a linkage containing nitrogen, with or without oxygen, or carbon only, not provided for in groups C09D161/00 - C09D177/00
    • C09D179/04Polycondensates having nitrogen-containing heterocyclic rings in the main chain; Polyhydrazides; Polyamide acids or similar polyimide precursors
    • C09D179/08Polyimides; Polyester-imides; Polyamide-imides; Polyamide acids or similar polyimide precursors
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09JADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J11/00Features of adhesives not provided for in group C09J9/00, e.g. additives
    • C09J11/02Non-macromolecular additives
    • C09J11/04Non-macromolecular additives inorganic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201Structure
    • H01L2224/32012Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • H01L2224/83805Soldering or alloying involving forming a eutectic alloy at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83856Pre-cured adhesive, i.e. B-stage adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01011Sodium [Na]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0102Calcium [Ca]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/0665Epoxy resin
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent

Landscapes

  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Health & Medical Sciences (AREA)
  • Medicinal Chemistry (AREA)
  • Polymers & Plastics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Materials Engineering (AREA)
  • Wood Science & Technology (AREA)
  • Inorganic Chemistry (AREA)
  • Die Bonding (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Macromolecular Compounds Obtained By Forming Nitrogen-Containing Linkages In General (AREA)
  • Compositions Of Macromolecular Compounds (AREA)

Abstract

본 발명은, 하기 일반식(I)로 표시되는 폴리우레탄이미드 수지와, 열경화성 수지와, 필러와, 인쇄용 용제를 함유하고, 열경화성 수지의 배합량이, 폴리우레탄이미드 수지 100중량부에 대해서, 250~500중량부인, 다이본딩용 수지 페이스트에 관한 것이다.
[화1]

Figure pct00013

[식 중, R1은 방향족환 또는 지방족환을 포함하는 2가의 유기기를 나타내고, R2는 분자량 100~10,000의 2가의 유기기를 나타내고, R3은 4개 이상의 탄소 원자를 포함하는 4가의 유기기를 나타내고, n 및 m은 각각 독립하여 1~100의 정수를 나타낸다.]This invention contains the polyurethane imide resin represented by the following general formula (I), a thermosetting resin, a filler, and a printing solvent, The compounding quantity of a thermosetting resin is 100 weight part of polyurethane imide resins, It is related with the resin paste for die bonding which is 250-500 weight part.
However,
Figure pct00013

[Wherein, R 1 represents a divalent organic group containing an aromatic ring or an aliphatic ring, R 2 represents a divalent organic group having a molecular weight of 100 to 10,000, and R 3 represents a tetravalent organic group containing four or more carbon atoms And n and m each independently represent an integer of 1 to 100.]

Description

다이본딩용 수지 페이스트, 반도체 장치의 제조방법 및 반도체 장치{RESIN PASTE FOR DIE BONDING, METHOD FOR PRODUCING SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE}RESIN PASTE FOR DIE BONDING, METHOD FOR PRODUCING SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR DEVICE}

본 발명은, 다이본딩용 수지 페이스트, 반도체 장치의 제조방법 및 반도체 장치에 관한 것으로서, 보다 상세하게는, IC, LSI 등의 반도체소자와 리드 프레임이나 절연성 지지 기판 등의 지지 부재와의 접합 재료(다이본딩재)로서 이용되는 다이본딩용 수지 페이스트, 및, 그것을 이용한 반도체 장치의 제조방법 및 반도체 장치에 관한 것이다. BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a resin paste for die bonding, a method for manufacturing a semiconductor device, and a semiconductor device. More particularly, the present invention relates to a bonding material between a semiconductor device such as an IC and an LSI, and a support member such as a lead frame or an insulating support substrate. The present invention relates to a resin paste for die bonding used as a die bonding material, a method for manufacturing a semiconductor device and a semiconductor device using the same.

IC나 LSI와 리드 프레임과의 접합 재료로서, 종래부터, Au-Si 공정합금, 땜납 혹은 은페이스트 등이 알려져 있다. 또한, 특정의 폴리이미드 수지를 이용한 접착 필름, 특정의 폴리이미드 수지에 도전성 필러 혹은 무기 필러를 더한 다이본딩용 접착 필름도 먼저 제안되어 있다(특허 문헌 1~3 참조).Conventionally, Au-Si eutectic alloys, solders or silver pastes are known as bonding materials for ICs, LSIs, and lead frames. Moreover, the adhesive film for die bonding which added the electrically conductive filler or the inorganic filler to the adhesive film using a specific polyimide resin, and the specific polyimide resin is also proposed first (refer patent document 1-3).

선행 기술 문헌Prior art literature

특허 문헌Patent Literature

특허 문헌 1 : 일본국 특허공개공보 평07-228697호Patent Document 1: Japanese Patent Application Laid-Open No. 07-228697

특허 문헌 2 : 일본국 특허공개공보 평06-145639호Patent Document 2: Japanese Patent Application Laid-Open No. 06-145639

특허 문헌 3 : 일본국 특허공개공보 평06-264035호Patent Document 3: Japanese Patent Application Laid-Open No. 06-264035

상기 Au-Si 공정합금은, 내열성 및 내습성은 높지만, 탄성률이 크기 때문에, 대형 칩에 적용했을 경우에 갈라지기 쉽다는 문제가 있다. 또한, Au-Si 공정합금은, 고가라는 난점도 있다. 한편, 땜납은 저렴하지만, 내열성이 떨어지고, 그 탄성률은 Au-Si 공정합금과 동일하게 높아서, 대형 칩에의 적용은 어렵다.Although the Au-Si eutectic alloy has high heat resistance and moisture resistance, it has a problem in that it is easy to crack when applied to a large chip because of its high elastic modulus. In addition, Au-Si eutectic alloys also have a high difficulty. On the other hand, although solder is inexpensive, heat resistance is inferior and its elastic modulus is the same as that of Au-Si eutectic alloy, and it is difficult to apply it to a large chip.

이에 대해서 은페이스트는, 저렴하고, 내습성이 높고, 탄성률은 Au-Si 공정합금이나 땜납보다도 낮고, 350℃의 열압착형 와이어 본더에 적용할 수 있을 정도의 내열성도 가진다. 그 때문에, 현재는, 은페이스트가 다이본딩재의 주류로 되고 있다. 그러나, IC나 LSI의 고집적화가 진행되고, 그에 수반하여 칩이 대형화해 나가는 가운데, IC나 LSI와 리드 프레임을 은 페이스트로 접합하려고 하는 경우, 은 페이스트를 칩 전면에 펴서 도포하는 데에는 곤란을 수반한다.On the other hand, silver paste is inexpensive, high moisture resistance is low, and the elasticity modulus is lower than Au-Si eutectic alloy and solder, and it has heat resistance enough to be applicable to the thermocompression-bonding wire bonder of 350 degreeC. Therefore, silver paste has become the mainstream of die-bonding materials at present. However, when ICs and LSIs are highly integrated, and chips are being enlarged, the IC and LSIs and the lead frame are to be bonded with silver paste, which is difficult to spread and apply the silver paste to the entire surface of the chip. .

또한, 최근의 패키지의 소형화 및 경량화에 수반하여, 절연성 지지 기판의 사용이 광범위하게 되어 있고, 또한, 제조 비용의 저감을 목적으로 하여, 다이본딩재를 양산성이 높은 인쇄법으로 공급하려고 하는 방법이 주목되고 있다. 이러한 상황 중에서, 상기 특허 문헌 1~3에 기재된 바와 같은 접착 필름을 절연성 지지 기판에 효율적으로 공급ㆍ첩부하려고 하면, 미리 칩 사이즈로 잘라내어(또는 타발하여) 접착 필름을 첩부할 필요가 있다.In addition, with the recent miniaturization and weight reduction of packages, the use of an insulating support substrate has become widespread, and a method of supplying a die-bonding material by a high-volume printing method for the purpose of reducing the manufacturing cost. This is drawing attention. In such a situation, when it is going to supply and affix an adhesive film as described in the said patent documents 1-3 efficiently to an insulating support substrate, it is necessary to cut out (or punch out) to a chip size in advance and affix an adhesive film.

접착 필름을 칩 사이즈로 잘라내어 기판에 첩부하는 방법에서는, 생산 효율을 높이기 위한 첨부 장치가 필요하게 된다. 또한, 접착 필름을 타발하여 복수개의 칩분을 일괄로 첩부하는 방법에서는, 접착 필름의 쓸데 없는 것이 생기기 쉽다. 또한, 절연성 지지 기판의 대부분은, 기판 내부에 내층 배선이 형성되어 있기 때문에, 접착 필름을 첩부하는 표면에는 요철이 많아, 접착 필름 첩부시에 공극이 생겨서, 신뢰성이 저하하기 쉽다.In the method of cut | disconnecting an adhesive film in chip size and sticking to a board | substrate, the attachment apparatus for improving production efficiency is needed. In addition, in the method of punching out an adhesive film and affixing a plurality of chip powders collectively, uselessness of an adhesive film is easy to produce. In addition, since most of the insulating support substrate is formed with the inner layer wirings inside the substrate, the surface on which the adhesive film is attached has many unevenness, voids are generated during the adhesion of the adhesive film, and reliability tends to be lowered.

또한, 미리 기판에 다이본딩재를 형성하고, 거기에 반도체 칩을 첩부하는 방법에서는, 반도체 칩을 첩부하기 전에, 기판에 도포한 다이본딩재를 건조 반경화(B스테이지화)하고, 거기에 반도체 칩을 압착하고, 후경화로서 다이본딩재를 예를 들면 180℃의 오븐에서 1시간 경화하고 있다. 통상, 다이본딩재를 B스테이지화한 후의 기판은, 1매 마다 랙(rack) 등에 넣어 일시적으로 보관된다. 그러나, 최근, 공정관리의 간이화의 점에서, 다이본딩재를 B스테이지화한 후의 기판을 직접 겹쳐서 취급하는 것이 요구되고 있다. 겹쳐진 기판은, 실온 조건하에서 일시적으로 보관되고, 반도체 칩을 첩부하는 공정에 있어서, 흡착에 의해 기판 1매 마다 반송된다. 그러나, B스테이지화한 후에 택성(점착성)을 가지는 다이본딩재의 경우, 직접 겹쳐서 보관했을 때에 기판의 중량이 하중으로서 걸리고, 기판끼리가 첩부되어 버려서, 흡착에 의한 1매 마다의 반송이 불가능하게 된다. 또한, 기판끼리가 첩부되어 버린 다음은, 떼어내도 다이본딩재의 막두께나, 표면 거침도가 변화하기 때문에, 신뢰 성이 저하할 염려도 있다. 따라서, B스테이지화한 후의 기판을, 직접 겹쳐 취급하는 경우, B스테이지화한 후에, 실온 조건하에 있어서 일정한 하중을 더해도 기판끼리가 첩부되지 않도록, 택성을 저감하는 것이 필요하게 된다.Moreover, in the method of forming a die bonding material in advance in a board | substrate, and sticking a semiconductor chip there, dry die-hardening (B stage) the die-bonding material apply | coated to the board | substrate before attaching a semiconductor chip, and semiconductor there. A chip | tip is crimped | bonded and the die-bonding material is hardened for 1 hour in oven, for example as 180 degreeC. Usually, the board | substrate after B-stage die-bonding material is stored temporarily in a rack etc. every sheet. However, in recent years, in order to simplify the process management, it is required to directly handle the substrates after the die bonding material is B-staged. Overlapping substrates are temporarily stored under room temperature conditions, and are conveyed for every substrate by adsorption in the process of sticking a semiconductor chip. However, in the case of die-bonding material having tackiness (adhesiveness) after B stage formation, when directly stacked and stored, the weight of the substrate is taken as a load, the substrates are stuck together, and conveyance per sheet is impossible by adsorption. . In addition, since the film thickness and the surface roughness of a die-bonding material change even if it removes after board | substrates adhere | attach, there exists a possibility that reliability may fall. Therefore, when handling the board | substrate after B stage directly superimposing, it is necessary to reduce tack so that boards may not stick together even if it adds a constant load on room temperature conditions after B stage.

본 발명은 이와 같은 사정을 감안하여 이루어진 것이고, 수지 페이스트를 B스테이지화한 후에 기판끼리를 직접 겹쳐도, 용이하게 떼어내는 것이 가능한, 즉, B스테이지 상태에서의 택성을 충분히 저감한 다이본딩용 수지 페이스트를 제공하는 것을 목적으로 한다. 또한, 본 발명은, 상기 다이본딩용 수지 페이스트를 이용한 반도체 장치의 제조방법, 및, 반도체 장치를 제공하는 것을 목적으로 한다.This invention is made | formed in view of such a situation, and even if board | substrate directly superimposes after resin stage B stage, it can be easily peeled off, ie, resin for die-bonding which fully reduced the tackiness in B stage state. It is an object to provide a paste. Moreover, an object of this invention is to provide the manufacturing method of the semiconductor device using the said resin paste for die bonding, and a semiconductor device.

상기 목적을 달성하기 위해서, 본 발명은, 하기 일반식(I)로 표시되는 폴리In order to achieve the above object, the present invention is a poly represented by the following general formula (I)

우레탄이미드 수지와, 열경화성 수지와, 필러와, 인쇄용 용제를 함유하고, 열경화성 수지의 배합량이, 폴리우레탄이미드 수지 100중량부에 대해서, 250~500중량부인 다이본딩용 수지 페이스트를 제공한다.It contains urethane imide resin, a thermosetting resin, a filler, and a printing solvent, and provides the resin paste for die bonding whose compounding quantity of a thermosetting resin is 250-500 weight part with respect to 100 weight part of polyurethane imide resins.

[화1]However,

Figure pct00001
Figure pct00001

[식 중, R1은 방향족환 또는 지방족환을 포함하는 2가의 유기기를 나타내고, R2는 분자량 100~10,000의 2가의 유기기를 나타내고, R3은 4개 이상의 탄소 원자를 포함하는 4가의 유기기를 나타내고, n 및 m은 각각 독립하여 1~100의 정수를 나타낸다.][Wherein, R 1 represents a divalent organic group containing an aromatic ring or an aliphatic ring, R 2 represents a divalent organic group having a molecular weight of 100 to 10,000, and R 3 represents a tetravalent organic group containing four or more carbon atoms And n and m each independently represent an integer of 1 to 100.]

이러한 다이본딩용 수지 페이스트에 의하면, 상기 일반식(I)로 표시되는 폴리우레탄이미드 수지를, 열경화성 수지, 필러 및 인쇄용 용제와 함께 함유하고, 또한, 소정 범위의 열경화성 수지를 배합하는 것에 의해, B스테이지 상태에서 택성을 충분히 저감하고, 기판끼리를 직접 겹쳐서 보관한 후, 용이하게 떼어내어, 이후의 공정에 사용 가능하다는 효과를 얻을 수 있다. 또한, 상기 구성을 가지는 다이본딩용 수지 페이스트에 의하면, 비교적 낮은 온도에서 반도체 칩을 첩부할 필요가 있는 기판에 대해서, 인쇄법에 의해 용이하게 공급ㆍ도포할 수 있다. According to such a die-bonding resin paste, the polyurethane imide resin represented by the said general formula (I) is contained with a thermosetting resin, a filler, and a printing solvent, and also by mix | blending a thermosetting resin of a predetermined range, In the B-stage state, the tackiness is sufficiently reduced, the substrates are directly stacked and stored, and then easily removed, the effect can be obtained in subsequent steps. Moreover, according to the resin paste for die bonding which has the said structure, it can supply and apply easily to the board | substrate which needs to affix a semiconductor chip at comparatively low temperature by the printing method.

본 발명의 다이본딩용 수지 페이스트에 있어서, 필러가, 구상 실리카 미립자를 포함하는 것이 바람직하다. 이것에 의해, B스테이지 상태에 있어서의 택성을 보다 한층 저감할 수 있다.In the resin paste for die bonding of this invention, it is preferable that a filler contains spherical silica microparticles | fine-particles. As a result, the tackiness in the B stage state can be further reduced.

본 발명은 또한, 기판상에 상기 본 발명의 다이본딩용 수지 페이스트를 도포하여 도막을 형성하는 도포 공정과, 상기 도막상에 반도체 칩을 탑재하는 반도체 칩 탑재 공정을 포함하는, 반도체 장치의 제조방법을 제공한다.The present invention further includes a coating step of forming a coating film by coating the resin paste for die bonding of the present invention on a substrate, and a semiconductor chip mounting step of mounting a semiconductor chip on the coating film. To provide.

이러한 반도체 장치의 제조방법에 의하면, 상기 본 발명의 다이본딩용 수지 페이스트를 이용하고 있기 때문에, 비교적 낮은 온도에서 반도체 칩을 기판상에 첩부할 수 있어, 뛰어난 내열성 및 칩 접착성을 가지는 반도체 장치를 얻을 수 있다.According to the manufacturing method of such a semiconductor device, since the die-bonding resin paste of the present invention is used, the semiconductor chip can be affixed on a substrate at a relatively low temperature, and a semiconductor device having excellent heat resistance and chip adhesion can be obtained. You can get it.

또한, 본 발명의 반도체 장치의 제조방법은, 상기 도포 공정 후에, 상기 도막을 건조하여 B스테이지화하는 건조 공정을 더 포함하고, 상기 반도체 칩 탑재공정에 있어서, B스테이지화한 상기 도막상에 반도체 칩을 탑재하는 것이 바람직하다. Moreover, the manufacturing method of the semiconductor device of this invention further includes the drying process which dries and coats said coating film after the said apply | coating process, and in the said semiconductor chip mounting process, it is a semiconductor on the said coating film b-staged. It is desirable to mount the chip.

본 발명의 다이본딩용 수지 페이스트는, B스테이지 상태에서 충분한 내열성 및 칩 접착성을 얻을 수 있기 때문에, 상기 건조 공정을 포함하는 것에 의해, 보다 신뢰성이 뛰어난 반도체 장치를 얻을 수 있다. Since the resin paste for die bonding of this invention can acquire sufficient heat resistance and chip adhesiveness in the B stage state, the semiconductor device which is more reliable can be obtained by including the said drying process.

본 발명은 또한, 상기 본 발명의 반도체 장치의 제조방법에 의해 얻어지는 반도체 장치를 제공한다. 이러한 반도체 장치는, 상기 본 발명의 다이본딩용 수지 페이스트를 이용하여 기판상에 반도체 칩이 첩부되어 있기 때문에, 뛰어난 내열성 및 칩 접착성을 얻을 수 있다. This invention also provides the semiconductor device obtained by the manufacturing method of the semiconductor device of the said invention. In such a semiconductor device, since the semiconductor chip is affixed on the board | substrate using the resin paste for die bonding of the said invention, the outstanding heat resistance and chip adhesiveness can be obtained.

발명을 실시하기 위한 형태DETAILED DESCRIPTION OF THE INVENTION

이하, 본 발명의 적절한 실시 형태에 관하여 상세하게 설명한다.EMBODIMENT OF THE INVENTION Hereinafter, preferred embodiment of this invention is described in detail.

본 발명에 관련되는 다이본딩용 수지 페이스트(이하, 경우에 따라 단지 「수지 페이스트」라고 한다)는, (A) 하기 일반식(I)로 표시되는 폴리우레탄이미드 수지(이하, 경우에 따라 「(A)성분」이라고 한다)을 함유하는 것이다.The resin paste for die bonding (henceforth only called "resin paste" according to this invention) which concerns on this invention is (A) polyurethaneimide resin represented by the following general formula (I) (henceforth " (A) component ").

[화2][Figure 2]

Figure pct00002
Figure pct00002

[식 중, R1은 방향족환 또는 지방족환을 포함하는 2가의 유기기를 나타내고, R2는 분자량 100~10,000의 2가의 유기기를 나타내고, R3은 4개 이상의 탄소 원자를 포함하는 4가의 유기기를 나타내고, n 및 m은 각각 독립하여 1~100의 정수를 나타낸다.][Wherein, R 1 represents a divalent organic group containing an aromatic ring or an aliphatic ring, R 2 represents a divalent organic group having a molecular weight of 100 to 10,000, and R 3 represents a tetravalent organic group containing four or more carbon atoms And n and m each independently represent an integer of 1 to 100.]

또한, 본 발명의 수지 페이스트는, 상기 (A)성분과 함께, (B) 열경화성 수지(이하, 경우에 따라 「(B)성분」이라고 한다)와, (C) 필러(이하, 경우에 따라 「(C)성분」이라고 한다)와, (D) 인쇄용 용제(이하, 경우에 따라 「(D)성분」이라고 한다)를 함유하는 것이다. 이하, 각 성분에 관하여 상세하게 설명한다.In addition, the resin paste of this invention, together with said (A) component, (B) thermosetting resin (henceforth called "(B) component"), and (C) filler (henceforth " (C) component "and (D) printing solvent (henceforth called" (D) component "). Hereinafter, each component is demonstrated in detail.

(A) 폴리우레탄이미드 수지는, 상기 일반식(I)로 표시되는 것이다. 여기에서, 상기 일반식(I) 중, R1로 표시되는 방향족환 또는 지방족환을 포함하는 2가의 유기기는, 디이소시아네이트 잔기인 것이 바람직하고, 하기 일반식(II);(A) Polyurethane imide resin is represented by the said General formula (I). Here, in said general formula (I), it is preferable that the divalent organic group containing the aromatic ring or aliphatic ring represented by R <1> is a diisocyanate residue, and is represented by following General formula (II);

[화3][Tue 3]

Figure pct00003
Figure pct00003

으로 표시되는 구조를 10~100mol% 포함하는 것이 보다 바람직하다. It is more preferable to contain 10-100 mol% of structures represented by these.

또한, 나머지의 디이소시아네이트 잔기로서는, 하기식;Moreover, as a remaining diisocyanate residue, following formula;

[화4][Figure 4]

Figure pct00004
Figure pct00004

등을 들 수 있다. 이들은 1종류 혹은 2종류 이상을 조합하여 이용할 수 있다.Etc. can be mentioned. These can be used 1 type or in combination of 2 or more types.

상기 일반식(I) 중의 R2로 표시되는 분자량 100~10,000의 2가의 유기기는, 디올 잔기인 것이 바람직하다. 디올 잔기는, 예를 들면, 폴리부타디엔디올, 폴리이소프렌디올, 폴리카보네이트디올, 폴리에테르디올, 폴리에스테르디올, 폴리카프로락톤디올, 실리콘디올 등의 디올로부터 유도되는 기이다. R2는, 디올 잔기로서 하기 일반식(III);It is preferable that the divalent organic group of the molecular weight 100-10,000 represented by R <2> in the said General formula (I) is a diol residue. Diol residues are groups derived from diols such as polybutadienediol, polyisoprenediol, polycarbonatediol, polyetherdiol, polyesterdiol, polycaprolactonediol, silicondiol and the like. R <2> is following general formula (III) as a diol residue;

[화 5][Tue 5]

Figure pct00005
Figure pct00005

로 표시되는 반복 단위로 이루어지는 구조를 10~100mol% 포함하는 것이 바람직하다.It is preferable to contain 10-100 mol% of the structure which consists of a repeating unit represented by the following.

또한, 나머지의 디올 잔기로서는, 하기식;Moreover, as a remaining diol residue, it is a following formula;

[화6][6]

Figure pct00006
Figure pct00006

등의 반복 단위를 가지는 것을 들 수 있다. 이들은 1종류 혹은 2종류 이상을 조합하여 이용할 수 있다. 이들의 중량 평균 분자량은 100~10,000인 것이 바람직하고, 500~5,000인 것이 보다 바람직하다.The thing which has a repeating unit, such as these, is mentioned. These can be used 1 type or in combination of 2 or more types. It is preferable that it is 100-10,000, and, as for these weight average molecular weights, it is more preferable that it is 500-5,000.

상기 일반식(I) 중의 R3으로 표시되는 4개 이상의 탄소 원자를 포함하는 4가의 유기기는, 테트라카르복실산무수물 잔기인 것이 바람직하고, 하기식;It is preferable that the tetravalent organic group containing four or more carbon atoms represented by R <3> in the said General formula (I) is a tetracarboxylic dianhydride residue, The following formula;

[화7][Tue 7]

Figure pct00007
Figure pct00007

로 각각 표시되는 기를 들 수 있다. 이들은 1종류 혹은 2종류 이상을 조합하여 이용할 수 있다. R3은, 4~27개의 탄소 원자를 포함하는 테트라카르복실산무수물 잔기인 것이 보다 바람직하고, 4~20개의 탄소 원자를 포함하는 테트라카르복실산무수물 잔기인 것이 더욱 바람직하고, 6~18개의 탄소 원자를 포함하는 테트라카르복실산무수물 잔기인 것이 특히 바람직하다.The group represented by each is mentioned. These can be used 1 type or in combination of 2 or more types. As for R <3> , it is more preferable that it is a tetracarboxylic dianhydride residue containing 4-27 carbon atoms, It is still more preferable that it is a tetracarboxylic dianhydride residue containing 4-20 carbon atoms, 6-18 It is especially preferable that it is a tetracarboxylic dianhydride residue containing a carbon atom.

또한, 상기 일반식(I) 중의 n 및 m은 각각 독립하여 1~100의 정수일 필요가 있고, 1~50의 정수인 것이 보다 바람직하다.In addition, n and m in the said General formula (I) need to be an integer of 1-100 each independently, and it is more preferable that it is an integer of 1-50.

(A) 폴리우레탄이미드 수지는, 용액 중합법 등의 통상의 방법으로 합성할 수 있다. 예를 들면, 용액 중합법의 경우, 생성하는 폴리우레탄이미드 수지가 용해하는 용매, 예를 들면, N-메틸-2-피롤리돈(NMP) 등에 디이소시아네이트 및 디올을 용해하고, 70℃~180℃에서 1시간~5시간 반응시켜, 우레탄 올리고머를 합성한다. 뒤이어, 테트라카르복실산이무수물을 첨가하고, 70℃~180℃에서 1시간부터 10시간 반응시켜 폴리우레탄이미드 수지의 NMP 용액을 얻을 수 있다. 그 후, 경우에 따라, 더욱 1가의 알코올, 옥심, 아민, 이소시아네이트, 산무수물 등을 첨가하여 반응을 계속하고, 폴리우레탄이미드 수지의 말단을 수식할 수도 있다. 또한, 합성시에는, 물, 알코올, 제3급 아민 등을 촉매로서 이용할 수도 있다.(A) Polyurethane imide resin can be synthesize | combined by normal methods, such as solution polymerization method. For example, in the case of the solution polymerization method, diisocyanate and diol are melt | dissolved in the solvent in which the produced | generated polyurethaneimide resin melt | dissolves, for example, N-methyl- 2-pyrrolidone (NMP), and 70 degreeC- It reacts at 180 degreeC for 1 hour-5 hours, and synthesize | combines a urethane oligomer. Subsequently, tetracarboxylic dianhydride is added and reacted at 70 to 180 degreeC for 1 hour from 10 hours, and the NMP solution of a polyurethane imide resin can be obtained. Thereafter, if necessary, the reaction may be continued by adding a monovalent alcohol, oxime, amine, isocyanate, acid anhydride, or the like, and the terminal of the polyurethaneimide resin may be modified. In the synthesis, water, alcohol, tertiary amine or the like can also be used as a catalyst.

얻어진 폴리우레탄이미드 수지 용액은, 목적에 따라, 물에 의한 재침전법 등에 의해 폴리우레탄이미드 수지를 분리할 수도 있다. 우레탄 올리고머를 구성하는 디이소시아네이트와 디올과의 조성비는, 디이소시아네이트 1.0mol에 대해서, 디올 성분을 0.1~1.0mol로 하는 것이 바람직하다. 폴리우레탄이미드 수지를 구성하는 폴리우레탄 올리고머와 테트라카르복실산이무수물과의 조성비는, 폴리우레탄 올리고머 1.0mol에 대해서, 테트라카르복실산이무수물을 0.1~2.0mol로 하는 것이 바람직하다. The obtained polyurethaneimide resin solution can also separate a polyurethaneimide resin by the reprecipitation method with water etc. according to the objective. It is preferable that the composition ratio of the diisocyanate and diol which comprise a urethane oligomer makes a diol component 0.1-1.0 mol with respect to 1.0 mol of diisocyanates. It is preferable that the composition ratio of the polyurethane oligomer and tetracarboxylic dianhydride which comprises a polyurethane imide resin makes tetracarboxylic dianhydride 0.1-2.0 mol with respect to 1.0 mol of polyurethane oligomers.

본 발명에 있어서의 (A) 폴리우레탄이미드 수지는, 테트라히드로푸란을 용매로 한 겔퍼미에이션크로마토그래피로 측정한 폴리스티렌 환산의 중량 평균 분자량이 5,000~500,000인 것이 바람직하고, 10,000~100,000인 것이 보다 바람직하다. 중량 평균 분자량이 5,000 미만에서는 수지의 강도가 낮아지게 되는 경향이 있고, 500,000을 넘으면 수지의 용해성이 뒤떨어지는 경향이 있다.It is preferable that the weight average molecular weights of polystyrene conversion measured by the gel permeation chromatography which made tetrahydrofuran the solvent of (A) polyurethane imide resin in this invention are 5,000-500,000, and it is 10,000-100,000. More preferred. If the weight average molecular weight is less than 5,000, the strength of the resin tends to be low, and if it exceeds 500,000, the solubility of the resin tends to be inferior.

수지 페이스트에 있어서의 (A)성분의 배합량은, 수지 페이스트 중의 고형분 전량을 기준으로 하여 10~50중량%인 것이 바람직하다. 이 배합량이 50중량%를 넘으면, 경화성이 저하하는 경향이 있고, 10중량% 미만이면, B스테이지 상태에서의 칩 접착성이 저하하는 경향이 있다.It is preferable that the compounding quantity of (A) component in a resin paste is 10-50 weight% based on the solid content whole quantity in a resin paste. When this compounding quantity exceeds 50 weight%, there exists a tendency for sclerosis | hardenability to fall, and when it is less than 10 weight%, there exists a tendency for the chip adhesiveness in B-stage state to fall.

(B)성분인 열경화성 수지로서는, 예를 들면 에폭시 수지가 바람직한 것으로서 들 수 있다. 또한, (B)성분으로서는, 에폭시 수지와 페놀 수지 또는 분자 중에 페놀성 수산기를 가지는 화합물과, 경화촉진제를 포함하는 수지 혼합물을 이용해도 된다. (B) 열경화성 수지를 함유하는 것에 의해, 수지 페이스트는, 봉지재와의 동시 경화 후에 높은 신뢰성을 얻을 수 있다.As thermosetting resin which is (B) component, an epoxy resin is mentioned as a preferable thing, for example. Moreover, as (B) component, you may use the resin mixture containing an epoxy resin, a phenol resin, or the compound which has a phenolic hydroxyl group in a molecule | numerator, and a hardening accelerator. (B) By containing a thermosetting resin, a resin paste can obtain high reliability after simultaneous hardening with a sealing material.

에폭시 수지는, 분자내에 적어도 2개의 에폭시기를 포함하는 것이고, 경화성이나 경화물 특성의 점에서, 페놀의 글리시딜에테르형의 에폭시 수지가 바람직하다. 이와 같은 수지로서는, 비스페놀 A, 비스페놀 AD, 비스페놀 S, 비스페놀 F, 또는, 할로겐화 비스페놀 A와 에피클로르히드린과의 축합물, 페놀 노볼락 수지의 글리시딜에테르, 크레졸 노볼락 수지의 글리시딜에테르, 비스페놀 A 노볼락 수지의 글리시딜에테르를 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용할 수 있다.An epoxy resin contains at least 2 epoxy groups in a molecule | numerator, and the glycidyl ether type epoxy resin of a phenol is preferable at the point of curability and hardened | cured material characteristic. As such resin, bisphenol A, bisphenol AD, bisphenol S, bisphenol F, or the condensate of halogenated bisphenol A and epichlorohydrin, the glycidyl ether of phenol novolak resin, and the glycidyl of cresol novolak resin And glycidyl ethers of ethers and bisphenol A novolak resins. These can be used individually by 1 type or in combination of 2 or more type.

페놀 수지는, 분자 중에 적어도 2개의 페놀성 수산기를 가지는 것이며, 예를 들면, 페놀 노볼락 수지, 크레졸 노볼락 수지, 비스페놀 A 노볼락 수지, 폴리-p-비닐페놀, 페놀아랄킬 수지를 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용할 수 있다.The phenol resin has at least two phenolic hydroxyl groups in the molecule, and examples thereof include phenol novolak resins, cresol novolak resins, bisphenol A novolak resins, poly-p-vinylphenols, and phenol aralkyl resins. have. These can be used individually by 1 type or in combination of 2 or more type.

본 발명의 수지 페이스트에 있어서, (B) 열경화성 수지는, 경화막의 경화성 및 신뢰성의 관점에서, 에폭시 수지와, 페놀 수지 또는 분자 중에 페놀성 수산기를 가지는 화합물을 병용하여 이용하는 것이 바람직하다. In the resin paste of this invention, it is preferable to use together the compound which has a phenolic hydroxyl group in an epoxy resin and a phenol resin or a molecule | numerator from a viewpoint of curability and reliability of a cured film (B) thermosetting resin.

(B)성분 중, 페놀 수지 또는 분자 중에 페놀성 수산기를 가지는 화합물의 배합량은, 에폭시 수지 100중량부에 대해서 1~150중량부인 것이 바람직하고, 20~120중량부인 것이 보다 바람직하고, 50~100중량부인 것이 더욱 바람직하다.It is preferable that it is 1-150 weight part with respect to 100 weight part of epoxy resins, and, as for the compounding quantity of the compound which has a phenolic hydroxyl group in a phenol resin or a molecule | numerator in (B) component, it is more preferable that it is 20-120 weight part, and 50-100 It is more preferable that it is a weight part.

본 발명의 수지 페이스트는, 에폭시 수지의 경화성을 보다 향상할 수 있는 관점에서, 에폭시 수지와 함께 경화촉진제를 함유할 수 있다. 경화촉진제로서는, 에폭시 수지를 경화시키기 위해서 이용되는 것이면 특별히 제한되지 않는다. 이와 같은 경화촉진제로서는, 예를 들면, 이미다졸류, 디시안디아미드 유도체, 디카르복실산디히드라지드, 트리페닐포스핀, 테트라페닐포스포늄테트라페닐보레이트, 2-에틸-4-메틸이미다졸-테트라페닐보레이트, 1,8-디아자비시클로(5,4,0)운데센-7-테트라페닐보레이트를 들 수 있다. 이들은, 1종을 단독으로 또는 2종 이상을 조합하여 이용할 수 있다.The resin paste of this invention can contain a hardening accelerator with an epoxy resin from a viewpoint which can improve the curability of an epoxy resin more. The curing accelerator is not particularly limited as long as it is used for curing the epoxy resin. As such a curing accelerator, for example, imidazoles, dicyandiamide derivatives, dicarboxylic acid dihydrazides, triphenylphosphine, tetraphenylphosphonium tetraphenylborate, 2-ethyl-4-methylimidazole- Tetraphenylborate and 1,8-diazabicyclo (5,4,0) undecene-7-tetraphenylborate. These can be used individually by 1 type or in combination of 2 or more type.

(B)성분 중, 경화촉진제의 배합량은, 에폭시 수지 100중량부에 대해서 0.5~50중량부인 것이 바람직하고, 1~10중량부인 것이 보다 바람직하다. 이 배합량이 50중량부를 넘으면, 수지 페이스트의 보관 안정성이 저하할 염려가 있다. It is preferable that it is 0.5-50 weight part with respect to 100 weight part of epoxy resins, and, as for the compounding quantity of a hardening accelerator in (B) component, it is more preferable that it is 1-10 weight part. When this compounding quantity exceeds 50 weight part, there exists a possibility that the storage stability of a resin paste may fall.

또한, (B) 열경화성 수지로서는, 1분자 중에 적어도 2개의 열경화성 이미드기를 가지는 이미드 화합물을 사용할 수도 있다. 그와 같은 화합물의 예로서는, 오르토비스말레이미드벤젠, 메타비스말레이미드벤젠, 파라비스말레이미드벤젠, 1,4-비스(p-말레이미드쿠밀)벤젠, 1,4-비스(m-말레이미드쿠밀)벤젠 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용할 수 있다. 또한, 이미드 화합물로서는, 하기 일반식(IV)~(VI)로 표시되는 이미드 화합물을 이용하는 것도 바람직하다. Moreover, as (B) thermosetting resin, the imide compound which has at least 2 thermosetting imide groups in 1 molecule can also be used. Examples of such compounds include orthobismaleimidebenzene, metabismaleimidebenzene, parabismaleimidebenzene, 1,4-bis (p-maleimidecumyl) benzene, 1,4-bis (m-maleimidecumyl ) Benzene, etc. are mentioned. These can be used individually by 1 type or in combination of 2 or more type. Moreover, it is also preferable to use the imide compound represented by following General formula (IV)-(VI) as an imide compound.

[화8][Figure 8]

Figure pct00008
Figure pct00008

[화9][Tue 9]

Figure pct00009
Figure pct00009

[화10][Tue 10]

Figure pct00010
Figure pct00010

상기식(IV)~(VI) 중, X 및 Y는 각각 독립하여, -O-, -CH2-, -CF2-, -SO2-, -S-, -CO-, -C(CH3)2- 또는 -C(CF3)2-를 나타내고, R11, R12, R13, R14, R15, R16, R17 및 R18은, 각각 독립하여, 수소 원자, 저급 알킬기, 저급 알콕시기, 불소 원자, 염소 원자 또는 브롬 원자를 나타내고, D는 에틸렌성 불포화 이중 결합을 가지는 디카르복실산 잔기를 나타내고, p는 0~4의 정수를 나타낸다.In Formulas (IV) to (VI), X and Y are each independently -O-, -CH 2- , -CF 2- , -SO 2- , -S-, -CO-, -C (CH 3 ) 2 -or -C (CF 3 ) 2 -is represented, and R 11 , R 12 , R 13 , R 14 , R 15 , R 16 , R 17 and R 18 are each independently a hydrogen atom or a lower alkyl group. , A lower alkoxy group, a fluorine atom, a chlorine atom or a bromine atom, D represents a dicarboxylic acid residue having an ethylenically unsaturated double bond, and p represents an integer of 0 to 4.

(B) 열경화성 수지의 배합량은, (A)성분 100중량부에 대해서 250~500중량부인 것이 필요하고, 260~450중량부인 것이 바람직하고, 260~370중량부인 것이 보다 바람직하다. 이 배합량이 250~500중량부의 범위내이면, 유연성이 뛰어나고, B스테이지 상태에서의 택성을 충분히 저감할 수 있고, 또한, 열시 다이 쉐어 강도도 향상할 수 있다.It is necessary for the compounding quantity of (B) thermosetting resin to be 250-500 weight part with respect to 100 weight part of (A) components, It is preferable that it is 260-450 weight part, It is more preferable that it is 260-370 weight part. If this compounding quantity is in the range of 250-500 weight part, it will be excellent in flexibility, the tackiness in B-stage state can fully be reduced, and the hot-die die share strength can also be improved.

(C)성분인 필러로서는, 예를 들면, 은분, 금분, 동분 등의 도전성 (금속) 필러;실리카, 알루미나, 티타니아, 유리, 산화철, 세라믹 등의 무기물질 필러 등을 들 수 있다. (C) 필러를 함유하는 것에 의해, 인쇄시에 필요한 틱소성을 수지 페이스트에 부여할 수 있다.As a filler which is (C) component, electroconductive (metal) fillers, such as silver powder, gold powder, and copper powder; inorganic substance fillers, such as silica, alumina, titania, glass, iron oxide, a ceramic, etc. are mentioned, for example. By containing (C) filler, the thixotropy required at the time of printing can be provided to a resin paste.

필러 중, 은분, 금분, 동분 등의 도전성 (금속) 필러는, 접착제에 도전성, 전열성 또는 틱소트로피성을 부여하는 목적에서 첨가된다. 또한, 실리카, 알루미나, 티타니아, 유리, 산화철, 세라믹 등의 무기 물질 필러는, 접착제에 저열팽창성, 저흡습율, 틱소트로피성을 부여하는 목적으로 첨가된다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용할 수 있다.Among the fillers, conductive (metal) fillers such as silver powder, gold powder, and copper powder are added for the purpose of imparting conductivity, heat conductivity, or thixotropy to the adhesive. In addition, inorganic material fillers such as silica, alumina, titania, glass, iron oxide, and ceramics are added for the purpose of imparting low thermal expansion, low moisture absorption, and thixotropy to the adhesive. These can be used individually by 1 type or in combination of 2 or more type.

또한, 반도체 장치의 전기적 신뢰성을 향상시키는 필러로서, 무기 이온 교환체를 더해도 된다. 무기 이온 교환체로서는, 페이스트 경화물을 열수 중에서 추출했을 때, 수용액 중에 추출되는 이온, 예를 들면, Na, K, Cl-, F-, RCOO-, Br- 등의 이온 포착 작용이 확인되는 것이 유효하다. 이와 같은 이온 교환체의 예로서는, 천연에 산출되는 제올라이트, 비석류(zeolite), 산성 백토, 백운석, 하이드로탈사이트류 등의 천연 광물, 인공적으로 합성된 합성 제올라이트 등을 들 수 있다.Moreover, you may add an inorganic ion exchanger as a filler which improves the electrical reliability of a semiconductor device. When the inorganic ion exchange material, the paste light extract cargo from hot water, for ions, for example, to be extracted in an aqueous solution, Na +, K +, Cl -, F -, RCOO -, Br - viewed ion trapping action of It is valid to be. As an example of such an ion exchanger, natural minerals, such as zeolite, zeolite, acidic clay, dolomite, hydrotalcite, etc. which are naturally produced, synthetic zeolite synthesize | combined artificially, etc. are mentioned.

이들의 도전성 필러 또는 무기물질 필러는, 각각 1종을 단독으로 또는 2종 이상을 혼합하여 이용할 수 있다. 또한, 물성을 손상하지 않는 범위에서, 도전성 필러의 1종 이상과 무기물질 필러의 1종 이상을 혼합하여 이용해도 된다.These conductive fillers or inorganic fillers can be used individually by 1 type or in mixture of 2 or more types, respectively. Moreover, you may mix and use 1 or more types of electroconductive filler and 1 or more types of inorganic substance filler in the range which does not impair physical property.

본 발명의 수지 페이스트에 있어서, 인쇄성을 향상하고, 택을 보다 한층 저감하는 관점에서, (C)성분으로서, 구상 실리카 미립자를 포함하는 것이 바람직하다.In the resin paste of this invention, it is preferable to contain spherical silica microparticles as (C) component from a viewpoint of improving printability and reducing tack further.

구상 실리카 미립자의 평균 입경은, 50nm~2000nm인 것이 바람직하고, 100nm~1000nm인 것이 보다 바람직하고, 200nm~800nm인 것이 더욱 바람직하다.It is preferable that the average particle diameters of a spherical silica microparticle are 50 nm-2000 nm, It is more preferable that it is 100 nm-1000 nm, It is still more preferable that they are 200 nm-800 nm.

(C) 필러의 배합량은, (A)성분 100중량부에 대해서 1~200중량부인 것이 바람직하고, 30~170중량부인 것이 보다 바람직하고, 60~140중량부인 것이 특히 바람직하다. 이 필러의 배합량은, 수지 페이스트에 충분한 틱소트로피성(예를 들면, 틱소트로피 지수 : 1.5 이상)을 부여하는 관점에서, 1중량부 이상인 것이 바람직하다. It is preferable that it is 1-200 weight part with respect to 100 weight part of (A) component, It is more preferable that it is 30-170 weight part, and, as for the compounding quantity of (C) filler, it is especially preferable that it is 60-140 weight part. It is preferable that the compounding quantity of this filler is 1 weight part or more from a viewpoint of providing sufficient thixotropy (for example, thixotropy index: 1.5 or more) to a resin paste.

또한 이 필러의 배합량은, 인쇄성 및 접착성의 관점에서 200중량부 이하인 것이 바람직하고, 배합량이 200중량부를 넘으면, 경화물의 탄성률이 높아지게 되고, 그 결과, 다이본딩재의 응력 완화능이 낮아지게 되어, 반도체 장치의 실장 신뢰성이 저하할 염려가 있다.Moreover, it is preferable that the compounding quantity of this filler is 200 weight part or less from a viewpoint of printability and adhesiveness, and when compounding quantity exceeds 200 weight part, the elasticity modulus of hardened | cured material will become high, As a result, the stress relaxation ability of a die bonding material will become low, and a semiconductor There exists a possibility that the mounting reliability of a device may fall.

(C) 필러의 혼합ㆍ혼련은, 통상의 교반기, 혼합 반죽기, 3개 롤, 볼 밀 등의 분산기를 적절히 조합하여 행한다. (C) The mixing and kneading of the filler is performed by appropriately combining dispersers such as a normal stirrer, a mixing kneader, three rolls, and a ball mill.

(D)성분인 인쇄용 용제는, (C) 필러를 균일하게 혼련 또는 분산할 수 있는 용제 중에서 선택하는 것이 바람직하다. 또한, 인쇄시의 용제의 휘산 방지를 고려하여, 비점 100℃ 이상의 용제를 선택하는 것이 바람직하다. (D) 인쇄용 용제에 의해, 수지 페이스트의 점도의 조정이 가능하게 된다.It is preferable to select the printing solvent which is (D) component from the solvent which can knead | mix or disperse a filler (C) uniformly. Moreover, in consideration of the volatilization prevention of the solvent at the time of printing, it is preferable to select the solvent of boiling point 100 degreeC or more. (D) By the solvent for printing, adjustment of the viscosity of a resin paste is attained.

상기 인쇄용 용제로서는, 예를 들면, N-메틸-2-피롤리디논, 디에틸렌글리콜디메틸에테르(디글라임이라고도 한다), 트리에틸렌글리콜디메틸에테르(트리글라임이라고도 한다), 디에틸렌글리콜디에틸에테르, 2-(2-메톡시에톡시)에탄올, γ-부티로락톤, 이소포론, 칼비톨, 칼비톨아세테이트, 1,3-디메틸-2-이미다졸리디논, 아세트산2-(2-부톡시에톡시)에틸, 에틸셀로솔브, 에틸셀로솔브아세테이트, 부틸셀로솔브, 디옥산, 시클로헥사논, 아니솔 외, 인쇄용 잉크의 용제로서 사용되는 석유 증류물을 주체로 한 용제를 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 혼합하여 이용할 수 있다.As the printing solvent, for example, N-methyl-2-pyrrolidinone, diethylene glycol dimethyl ether (also called diglyme), triethylene glycol dimethyl ether (also called triglyme), and diethylene glycol diethyl ether , 2- (2-methoxyethoxy) ethanol, γ-butyrolactone, isophorone, carbitol, carbitol acetate, 1,3-dimethyl-2-imidazolidinone, acetic acid 2- (2-butoxy Ethoxy) ethyl, ethyl cellosolve, ethyl cellosolve acetate, butyl cellosolve, dioxane, cyclohexanone, anisole and other solvents mainly based on petroleum distillates used as solvents for printing inks. have. These can be used individually by 1 type or in mixture of 2 or more types.

상기 (D) 인쇄용 용제의 배합량은, 수지 페이스트의 고형분이 30~90중량%인 것이 바람직하고, 35~75중량%인 것이 보다 바람직하고, 40~60중량%인 것이 특히 바람직하다. 상기 고형분이 30중량% 이상이면, 페이스트 건조 후의 체적 감소에 근거하는 형상 변화 억제의 관점에서 바람직하고, 90중량% 이하이면, 페이스트의 유동성 및 인쇄 작업성 향상의 관점에서 바람직하다.It is preferable that solid content of a resin paste is 30 to 90 weight%, as for the compounding quantity of the said (D) printing solvent, it is more preferable that it is 35 to 75 weight%, and it is especially preferable that it is 40 to 60 weight%. If the solid content is 30% by weight or more, it is preferable from the viewpoint of suppressing the shape change based on the volume reduction after paste drying, and if it is 90% by weight or less, it is preferable from the viewpoint of improving the fluidity and print workability of the paste.

수지 페이스트의 인쇄중에 거품, 보이드의 발생이 눈에 띄는 경우는, 상기 (D) 인쇄용 용제중에 탈포제, 파포제, 억포제 등의 첨가제를 첨가하는 것이 효과적이다. 그들의 첨가량은, 억포 효과를 발휘시키는 관점에서, (D) 인쇄용 용제와 첨가제와의 총량을 기준으로 하여 0.01중량% 이상인 것이 바람직하고, 접착성이나 페이스트의 점도 안정성의 관점에서, 10중량% 이하인 것이 바람직하다. When foaming and voids are prominent during printing of the resin paste, it is effective to add additives such as a defoamer, a foaming agent, and an inhibitor in the printing solvent (D). It is preferable that they are 0.01 weight% or more on the basis of the total amount of (D) printing solvent and an additive from a viewpoint of exhibiting an inhibitory effect, and it is 10 weight% or less from a viewpoint of adhesiveness and viscosity stability of a paste. desirable.

또한, 접착력을 향상시키기 위해서, 수지 페이스트 중에는, 카르복실산 말단기를 가지는 부타디엔의 호모폴리머 또는 코폴리머, 실란 커플링제, 티탄계 커플링제, 비이온계 계면활성제, 불소계 계면활성제, 실리콘계 첨가제 등을 적절히 더해도 된다. Moreover, in order to improve adhesive force, in the resin paste, the homopolymer or copolymer of butadiene which has a carboxylic acid terminal group, a silane coupling agent, a titanium coupling agent, a nonionic surfactant, a fluorine-type surfactant, a silicone additive, etc. You may add it suitably.

카르복실산 말단기를 가지는 부타디엔의 호모폴리머 또는 코폴리머로서는, 예를 들면, 주쇄에 아크릴로니트릴을 도입한 저분자량 액상 폴리부타디엔이며 말단에 카르복실산을 가지는, 「Hycer CTBN-2009×162」, 「CTBN-1300×31」, 「CTBN-1300×8」, 「CTBN-1300×13」, 「CTBNX-1300×9」(모두 우베흥산주식회사제)나, 카르복실산기를 가지는 저분자량 액상 폴리부타디엔인, 「NISSO-PB-C-2000」(니뽄조달주식회사제) 등을 들 수 있다. 이들은 1종을 단독으로 또는 2종 이상을 조합하여 이용할 수 있다.As a homopolymer or copolymer of butadiene having a carboxylic acid end group, for example, "Hycer CTBN-2009 x 162", which is a low molecular weight liquid polybutadiene having an acrylonitrile introduced into its main chain and has a carboxylic acid at its terminal. , "CTBN-1300x31", "CTBN-1300x8", "CTBN-1300x13", "CTBNX-1300x9" (all are from Ube Industries Co., Ltd.), and low molecular weight liquid poly having a carboxylic acid group Butadiene, "NISSO-PB-C-2000" (made by Nippon Procurement Co., Ltd.), etc. are mentioned. These can be used individually by 1 type or in combination of 2 or more type.

수지 페이스트의 틱소트로피 지수는, 1.0~8.0인 것이 바람직하다. 수지 페이스트의 틱소트로피 지수가 1.0 이상이면, 인쇄법에 의해서 공급ㆍ도포된 페이스트에 있어서의 처짐 등의 발생을 억제하여, 인쇄형상을 양호하게 유지할 수 있는 경향이 있다. 또한, 이 틱소트로피 지수가 8.0 이하이면, 인쇄법에 의해서 공급ㆍ도포된 페이스트에 있어서의 「이즈러짐」이나 긁힘 등의 발생을 억제할 수 있는 경향이 있다.It is preferable that the thixotropy index of a resin paste is 1.0-8.0. When the thixotropy index of the resin paste is 1.0 or more, there is a tendency to suppress the occurrence of sagging in the paste supplied and coated by the printing method and to maintain a good print shape. Moreover, when this thixotropy index is 8.0 or less, it exists in the tendency which can suppress generation | occurrence | production of the "wobble", a scratch, etc. in the paste supplied and apply | coated by the printing method.

수지 페이스트의 점도(25℃)는, 1~1000Paㆍs인 것이 바람직하다. 수지 페이스트의 점도가 1~1000Paㆍs이면, 인쇄 작업성의 관점에서 적절하다. 또한, 수지 페이스트의 점도는, 인쇄법의 종류에 따라 적절히 조정하는 것이 바람직하고, 예를 들면, 스크린 메쉬판 등과 같이 마스크 개구부에 메쉬 등이 피복되어 있는 경우는, 메쉬부의 발취성을 고려하여 1~100Paㆍs의 범위로 조정되어 있는 것이 바람직하고, 스텐실판 등의 경우는 20~500Paㆍs의 범위로 조정되어 있는 것이 바람직하다. 또한, 건조 후의 페이스트에 잔존하는 보이드가 만이 보이는 경우는, 150Paㆍs 이하의 점도로 조정하는 것이 유효하다.It is preferable that the viscosity (25 degreeC) of a resin paste is 1-1000 Pa.s. If the viscosity of a resin paste is 1-1000 Pa * s, it is suitable from a printing workability viewpoint. In addition, it is preferable to adjust the viscosity of a resin paste suitably according to the kind of printing method, For example, when the mesh etc. are coat | covered in the mask opening part like a screen mesh board etc., in consideration of the extractability of a mesh part, 1 It is preferable to adjust to the range of -100 Pa.s, and in the case of a stencil board etc., it is preferable to adjust to the range of 20-500 Pa.s. Moreover, when only the void which remains in the paste after drying is visible, it is effective to adjust to the viscosity of 150 Pa * s or less.

상기 점도는, E형 회전 점도계를 이용하여, 25℃, 회전수 0.5rpm의 조건에서 측정했을 때의 값으로 한다. 틱소트로피 지수는, E형 회전 점도계로, 25℃, 회전수 1rpm의 조건에서 측정했을 때의 값과, 25℃, 회전수 10rpm의 조건에서 측정했을 때의 값과의 비로 정의한다(틱소트로피 지수=(1rpm에서의 점도)/(10rpm에서의 점도)).The said viscosity is made into the value when it measures on 25 degreeC and the conditions of rotation speed 0.5rpm using an E-type rotational viscometer. Thixotropy index is defined by the ratio of the value measured on 25 degreeC and the conditions of 1 rpm, and the value when measured on 25 degreeC and the conditions of 10 rpm of rotations with an E-type rotational viscometer. = (Viscosity at 1 rpm) / (viscosity at 10 rpm)).

얻어진 다이본딩용 수지 페이스트는, 42알로이(alloy) 리드 프레임이나 구리 리드 프레임 등의 리드 프레임;또는, 폴리이미드 수지, 에폭시 수지, 폴리이미드계 수지 등의 플라스틱 필름;또한, 유리 부직포 등의 기재에 폴리이미드 수지, 에폭시 수지, 폴리이미드계 수지 등의 플라스틱을 함침ㆍ경화시킨 것;혹은, 알루미나 등의 세라믹스제의 지지 부재에, 인쇄법에 의해서 공급ㆍ도포하고, B스테이지화할 수 있다. 그것에 의해, B스테이지 접착제 부착 지지 기판이 얻어진다. 이 B스테이지 접착제 부착 지지 기판에, IC, LSI 등의 반도체소자(칩)을 첩부하고, 가열하여 칩을 지지 기판에 접합한다. 그 후, 수지 페이스트를 후경화시키는 공정에 의해, 칩이 지지 기판에 탑재된다. 이 수지 페이스트의 후경화는, 실장 조립공정에서의 문제가 없는 경우는, 봉지재의 후경화 공정시에 병행시켜 행해도 된다.The obtained resin paste for die bonding may be a lead frame such as a 42 alloy lead frame or a copper lead frame; or a plastic film such as a polyimide resin, an epoxy resin, or a polyimide resin; or a substrate such as a glass nonwoven fabric. What impregnated and hardened plastics, such as a polyimide resin, an epoxy resin, and a polyimide-type resin; Or it can supply and apply | coat to a support member made of ceramics, such as alumina, by a printing method, and can be staged B. Thereby, the support substrate with a B stage adhesive agent is obtained. Semiconductor elements (chips), such as IC and LSI, are affixed on this B-stage adhesive support substrate, and it heats and bonds a chip | tip to a support substrate. Thereafter, the chip is mounted on the support substrate by the step of post-curing the resin paste. The post-cure of this resin paste may be performed in parallel at the time of the post-cure step of the sealing material, when there is no problem in the packaging assembly step.

본 발명에 관련되는 반도체 장치의 제조방법은, 기판상에 수지 페이스트를 도포하여 도막을 형성하는 도포 공정과, 그 도막상에 반도체 칩을 탑재하는 반도체 칩 탑재 공정을, 적어도 포함하고, 바람직하게는 도포 공정 후에 도막을 건조하여 B스테이지화하는 건조 공정을 더 포함하는 방법이지만, 보다 구체적으로는 상술한 각 공정을 포함하는 것이다. 또한, 본 발명에 관련되는 반도체 장치는, 이상의 각 공정을 포함하는 제조방법에 의해 제조되는 것이다.The manufacturing method of the semiconductor device which concerns on this invention contains the coating process of apply | coating a resin paste on a board | substrate, and forming a coating film, and the semiconductor chip mounting process of mounting a semiconductor chip on the coating film at least, Preferably It is a method which further includes the drying process of drying a coating film and making B stage after an application | coating process, More specifically, it includes each process mentioned above. Moreover, the semiconductor device which concerns on this invention is manufactured by the manufacturing method containing each said process.

상기 다이본딩용 수지 페이스트는 용제를 함유하고 있지만, 반도체 장치의 제조방법에 이용할 때에는, 건조 공정에서 B스테이지화하는 것에 의해 용제의 대부분이 휘발하기 때문에, 다이본딩층에 보이드가 적은, 양호한 실장 신뢰성을 가지는 반도체 장치를 조립할 수 있다. Although the said resin paste for die bonding contains a solvent, when using for the manufacturing method of a semiconductor device, since most of the solvent volatilizes by B-stage in a drying process, it is good mounting reliability with few voids in a die bonding layer. It is possible to assemble a semiconductor device having a.

한편, 수지 페이스트를 인쇄법에 의해 공급ㆍ도포한 후에, 패키지 신뢰성에 영향이 없으면, 건조반경화시키는 일 없이 반도체소자를 첩부하고, 그 후, 가열하여 칩을 지지 기판에 접합할 수도 있다.On the other hand, after supplying and applying a resin paste by the printing method, if there is no influence on package reliability, a semiconductor element can be affixed without drying-hardening, after that, it can also heat and bond a chip to a support substrate.

따라서, 다른 본 발명에 관련되는 반도체 장치의 제조방법은, 기판상에 소정량의 상기 다이본딩용 수지 페이스트를 도포하고, 수지 페이스트에 반도체 칩을 탑재하는 각 공정을 포함하는 것이고, 다른 본 발명에 관련되는 반도체 장치는, 이상의 각 공정을 포함하는 제조방법에 의해 제조되는 것이다.Therefore, another method of manufacturing a semiconductor device according to the present invention includes the steps of applying a predetermined amount of the above-mentioned die-bonding resin paste onto a substrate and mounting the semiconductor chip on the resin paste. The related semiconductor device is manufactured by the manufacturing method including each process mentioned above.

여기에서, 도 1은, 본 발명의 반도체 장치(메모리용 BOC 구조의 기판)의 일실시형태를 나타내는 모식 단면도이다. 도 1에 나타내는 반도체 장치(100)에 있어서는, IC칩 등의 반도체 칩(2)가, 본 발명의 다이본딩용 수지 페이스트로 이루어지는 접착제(4)를 개재시켜, 땜납 볼(8)을 구비하는 기판(6)에 접착되어 있다. 여기에서, 땜납 볼(8)은, 기판(6)의 표면에 형성된 회로층(14)상에 형성되어 있다. 또한, 회로층(14) 위에는 레지스트층(16)이 형성되어 있다. 그리고, 반도체 장치(100)은, 반도체 칩(2)의 접속 단자가 금 와이어 등의 와이어(10)을 개재시켜 기판(6)과 전기적으로 접속되고, 또한, 봉지 수지(12)에 의해서 봉지된 구성을 가지고 있다. Here, FIG. 1: is a schematic cross section which shows one Embodiment of the semiconductor device (substrate of memory BOC structure) of this invention. In the semiconductor device 100 shown in FIG. 1, the semiconductor chip 2, such as an IC chip, is equipped with the solder ball 8 through the adhesive agent 4 which consists of the resin paste for die bonding of this invention. It is adhered to (6). Here, the solder balls 8 are formed on the circuit layer 14 formed on the surface of the substrate 6. The resist layer 16 is formed on the circuit layer 14. In the semiconductor device 100, a connection terminal of the semiconductor chip 2 is electrically connected to the substrate 6 via a wire 10 such as a gold wire, and further sealed by a sealing resin 12. Has a configuration.

이상, 본 발명의 적절한 실시 형태에 관하여 설명했지만, 본 발명은 이에 제한되는 것은 아니다. As mentioned above, although preferred embodiment of this invention was described, this invention is not limited to this.

본 발명에 의하면, 비교적 낮은 온도에서 반도체 칩을 첩부할 필요가 있는 기판에 대해서, 인쇄법에 의해서 용이하게 공급ㆍ도포할 수 있는 다이본딩용 수지 페이스트를 제공할 수 있다. 또한, 본 발명의 다이본딩용 수지 페이스트는, 내열성이 있고, 취급하기 쉬우며, 저응력성 및 저온 접착성이 뛰어나다. 또한, B스테이지 상태에 있어서의 택성이 충분히 저감하고 있기 때문에, B스테이지화 후에 기판을 직접 겹쳐서 보관할 수 있어, 반도체 장치 조립시의 공정관리의 간편화에 기여한다. 본 발명의 다이본딩용 수지 페이스트는, 다이본드용으로서, 유기 기판 등의 절연성 지지 기판이나 구리 리드 프레임에 적절하게 사용할 수 있고, 또한, 42알로이 리드 프레임에도 사용할 수 있다. 또한, 본 발명에 의하면, 상기 본 발명의 다이본딩용 수지 페이스트를 이용한 반도체 장치의 제조방법 및 이러한 제조방법에 의해 제조되는 반도체 장치를 제공할 수 있다. According to this invention, the resin paste for die bonding which can be easily supplied and apply | coated by the printing method can be provided with respect to the board | substrate which needs to affix a semiconductor chip at comparatively low temperature. Moreover, the resin paste for die bonding of this invention is heat resistant, easy to handle, and is excellent in low stress and low temperature adhesiveness. In addition, since the tackiness in the B-stage state is sufficiently reduced, the substrates can be directly stacked and stored after the B-stage, contributing to the simplification of the process management at the time of assembling the semiconductor device. The resin paste for die bonding of this invention can be used suitably for insulating support substrates, such as an organic substrate, and a copper lead frame for die bonding, and can also be used for a 42 alloy lead frame. Moreover, according to this invention, the manufacturing method of the semiconductor device using the die-bonding resin paste of this invention, and the semiconductor device manufactured by such a manufacturing method can be provided.

도 1은 본 발명의 반도체 장치의 일실시형태를 나타내는 모식 단면도이다. 1: is a schematic cross section which shows one Embodiment of the semiconductor device of this invention.

실시예 1Example 1

이하, 실시예 및 비교예에 근거하여, 본 발명을 더욱 구체적으로 설명한다. EMBODIMENT OF THE INVENTION Hereinafter, this invention is demonstrated further more concretely based on an Example and a comparative example.

(실시예 1~3 및 비교예 1~3)(Examples 1-3 and Comparative Examples 1-3)

디페닐메탄-4,4'-디이소시아네이트(1.0mol), 디페닐메탄-2,4'-디이소시아네이트(1.0mol), 및, 중량 평균 분자량 1,000의 폴리테트라메틸렌글리콜(0.8 mol)을, 1-메틸-2-피롤리돈(이하, 「NMP」라고 한다) 중에서 질소 분위기하, 100℃에서 1시간 반응시킨 후, 거기에, 4,4'-옥시디프탈산무수물(1.0mol), NMP(60.0mol)을 첨가하고, 또한 100℃에서 3시간 교반했다. 뒤이어, 벤질알코올(0.49mol)을 더 첨가하여 100℃에서 1시간 교반하고, 반응을 종료했다. 얻어진 용액을 격렬하게 교반시킨 물에 넣어, 생성한 침전물을 여별하고, 그것을 진공중, 80℃에서 8시간 건조시켜, 폴리우레탄이미드 수지를 얻었다. 얻어진 폴리우레탄이미드 수지를, GPC를 이용하여 측정한 결과, 폴리스티렌 환산으로, Mw=93,700, Mn=38,800이었다. 또한, 얻어진 폴리우레탄이미드 수지를 고형분 농도 40중량%로 칼비톨아세테이트(CA)에 용해하여, 폴리우레탄이미드 수지 용액을 얻었다.Diphenylmethane-4,4'- diisocyanate (1.0 mol), diphenylmethane-2,4'- diisocyanate (1.0 mol), and polytetramethylene glycol (0.8 mol) of the weight average molecular weight 1,000 are 1, After reacting at 100 degreeC for 1 hour in -methyl-2-pyrrolidone (henceforth "NMP"), in nitrogen atmosphere, 4,4'- oxydiphthalic anhydride (1.0 mol), NMP ( 60.0 mol) was added, and also it stirred at 100 degreeC for 3 hours. Subsequently, benzyl alcohol (0.49 mol) was further added, and it stirred at 100 degreeC for 1 hour, and reaction was complete | finished. The obtained solution was poured into vigorously stirred water, and the produced precipitate was filtered off and dried in vacuo at 80 ° C. for 8 hours to obtain a polyurethaneimide resin. As a result of measuring the obtained polyurethane imide resin using GPC, it was Mw = 93,700 and Mn = 38,800 in polystyrene conversion. Furthermore, the obtained polyurethane imide resin was melt | dissolved in carbitol acetate (CA) at 40 weight% of solid content concentration, and the polyurethane imide resin solution was obtained.

또한, 크레졸 노볼락형 에폭시 수지(상품명:YDCN-702S, 토토카세이(주)제, 에폭시 당량 200) 14.1중량부, 비스페놀 A 노볼락 수지(상품명:VH-4170, 다이니뽄잉크카가쿠공업(주)제, OH당량 118) 9.9중량부의 칼비톨아세테이트(36중량부) 용액을 준비했다. 또한, 테트라페닐포스포늄테트라페닐보라트(상품명:TPPK, 도쿄카세이공업(주)제), 및, 아에로질(상품명:AEROSIL 380, 니뽄아에로질(주)제, 괴상 실리카 미립자), 실리카(상품명:SO-C2, 아드마텍스(주)제, 구상 실리카 미립자, 평균 입경 500nm)를 각각 준비했다.In addition, 14.1 weight part of cresol novolak-type epoxy resins (brand name: YDCN-702S, product made by Totokasei Co., Ltd., epoxy equivalent 200), bisphenol A novolak resin (brand name: VH-4170, Dainipek ink Kagaku industry Co., Ltd.) ), OH equivalents 118) 9.9 parts by weight of a carbitol acetate (36 parts by weight) solution was prepared. Moreover, tetraphenyl phosphonium tetraphenyl borat (brand name: TTPK, Tokyo Kasei Kogyo Co., Ltd.), and aerosil (brand name: AEROSIL 380, Nippon Aerosol Co., Ltd. make, bulk silica fine particle) And silica (trade name: SO-C2, manufactured by Admatex Co., Ltd., spherical silica fine particles, average particle diameter 500 nm) were prepared, respectively.

이들의 재료를, 고형 중량비로 하기 표 1에 나타내는 비율로 되도록 혼합 반죽기에 넣고, 혼련한 후, 5Torr 이하에서 1시간 탈포혼련을 행하고, 실시예 1~3 및 비교예 1~3의 다이본딩용 수지 페이스트를 얻었다. 또한, 표 1 중의 칼비톨아세테이트(CA)의 배합량은, 폴리우레탄이미드 수지 용액 중, 및, 에폭시 수지 및 페놀 수지의 칼비톨아세테이트 용액 중에 용제로서 포함되어 있는 칼비톨아세테이트의 양을 나타내고 있다.These materials were put into a mixing kneader so as to have a ratio shown in Table 1 at a solid weight ratio, and kneaded, and then subjected to degassing and kneading at 5 Torr or less for 1 hour, for die bonding of Examples 1 to 3 and Comparative Examples 1 to 3 A resin paste was obtained. In addition, the compounding quantity of the carbitol acetate (CA) of Table 1 has shown the quantity of the carbitol acetate contained as a solvent in the polyurethaneimide resin solution and the carbitol acetate solution of an epoxy resin and a phenol resin.

또한, 이 수지 페이스트의 특성으로서, B스테이지 상태에서 레지스트 도포 기판을 압착한 후의 첩부성(택성)을 평가했다. 첩부성의 평가방법은 이하와 같다. 실시예 및 비교예에서 제작한 수지 페이스트를, 평가용 기판에 도포하고, 110℃의 오븐에서 1시간, 가열 건조하여, B스테이지 상태의 도막(다이본딩층)을 형성했다. 여기에서, 평가용 기판이란, MCL-E679F 기판(히타치카세이공업주식회사제)에 솔더레지스트 AUS-308(다이니폰잉크제)를 도포한 것이다. 그 후, 다이본딩층상에 10mm×12mm의 평가용 기판을, 30℃의 열반상에서 5kgf의 하중을 걸어 60초간 압착시켰다. 이것을, 압착 후 상하 역상으로 하여, 압착된 측의 기판이 낙하하는지 여부를 관찰했다. 표 1에 그 결과를 나타낸다. 또한, 표 1 중, 「A」는, 압착 후에 기판이 첩부하지 않고 낙하한 것을 나타내고, 「B」는, 압착 후에 기판이 첩부된 채로 있는 것을 나타낸다.Moreover, as a characteristic of this resin paste, the sticking property (tackiness) after crimping | bonding the resist coating substrate in B-stage state was evaluated. The evaluation method of adhesiveness is as follows. The resin paste produced by the Example and the comparative example was apply | coated to the board | substrate for evaluation, and it heat-dried in 110 degreeC oven for 1 hour, and formed the coating film (die bonding layer) of B stage state. Here, the board | substrate for evaluation apply | coats the soldering resist AUS-308 (made by Dainippon Ink) to an MCL-E679F board | substrate (made by Hitachi Kasei Co., Ltd.). Thereafter, a 10 mm x 12 mm evaluation substrate was pressed on a die bonding layer under a load of 5 kgf on a hotbed at 30 ° C. for 60 seconds. This was made into the up-down reverse phase after crimping, and it observed whether the board | substrate of the crimped side fell. The results are shown in Table 1. In addition, in Table 1, "A" shows that the board | substrate fell without affixing after crimping, and "B" shows that a board | substrate remains affixed after crimping.

또한, 이 수지 페이스트의 특성으로서, 반도체 칩을 압착고, 페이스트 후경화 후의 250℃에 있어서의 열시 다이쉐어 강도를 조사했다. 열시 다이쉐어 강도의 측정 방법은 이하와 같다. 실시예 및 비교예에서 제작한 수지 페이스트를 42알로이 리드 프레임상에 인쇄하고, 110℃의 오븐에서 60분 건조했다. 그 후, 수지 페이스트상에 5×5mm의 실리콘 칩(두께 0.5mm)를 200℃의 열반상에서 5kgf의 하중을 걸어 1초간 압착시키고, 180℃의 오븐에서 60분 가열, 경화시켰다. 이것을, 자동 접착력 시험기(상품명:serie-4000, 데이지사제)를 이용하여, 250℃에 있어서의 전단력(kgf/칩)을 측정했다. 그 결과를 표 1에 나타낸다.Moreover, as a characteristic of this resin paste, the semiconductor chip was crimped | bonded and the hot-die die share intensity | strength at 250 degreeC after paste postcure was investigated. The measuring method of the hot die share strength is as follows. The resin paste produced in the Example and the comparative example was printed on the 42 alloy lead frame, and it dried for 60 minutes in 110 degreeC oven. Thereafter, a 5 x 5 mm silicon chip (thickness of 0.5 mm) was pressed on a resin paste under a load of 5 kgf on a hot plate at 200 ° C for 1 second, and then heated and cured in an oven at 180 ° C for 60 minutes. The shear force (kgf / chip) in 250 degreeC was measured using the automatic adhesive force tester (brand name: serie-4000, the Daisies make). The results are shown in Table 1.

Figure pct00011
Figure pct00011

표 1에 나타난 대로, 본 발명의 수지 페이스트(실시예 1~3)은, B스테이지화 후, 실온 조건하에 있어서, 택성이 충분히 저감되어 있고, 종래의 수지 페이스트(비교예 1~3)와 비교하여, 기판을 직접 겹친 상태에서의 반송이 가능한 것을 알 수 있었다. 또한, 본 발명의 수지 페이스트는, 칩을 압착, 후경화한 후의, 250℃에 있어서의 열시 전단력도 종래의 수지 페이스트와 비교하여 높고, 높은 칩 접착력과 내열성을 가지는 것을 알 수 있었다. As shown in Table 1, the resin pastes (Examples 1 to 3) of the present invention are sufficiently reduced in tackiness under room temperature conditions after B stage formation, and compared with conventional resin pastes (Comparative Examples 1 to 3). It turned out that conveyance in the state which directly laminated | stacked the board | substrate was possible. Moreover, it turned out that the resin paste of this invention is also high in thermal shear force at 250 degreeC after crimping and post-curing a chip | tip, and having high chip | tip adhesive force and heat resistance compared with the conventional resin paste.

2…반도체 칩, 4…접착제, 6…기판, 8…땜납볼, 10…와이어, 12…봉지 수지, 100…반도체 장치. 2… Semiconductor chip, 4... Adhesive, 6.. Substrate, 8... Solder ball, 10.. Wire, 12... Sealing resin, 100... Semiconductor device.

Claims (5)

하기 일반식(I)로 표시되는 폴리우레탄이미드 수지와, 열경화성 수지와, 필러와, 인쇄용 용제를 함유하고,
상기 열경화성 수지의 배합량이, 상기 폴리우레탄이미드 수지 100중량부에 대해서, 250~500중량부인, 다이본딩용 수지 페이스트.
[화1]
Figure pct00012

[식 중, R1은 방향족환 또는 지방족환을 포함하는 2가의 유기기를 나타내고, R2는 분자량 100~10,000의 2가의 유기기를 나타내고, R3은 4개 이상의 탄소 원자를 포함하는 4가의 유기기를 나타내고, n 및 m은 각각 독립하여 1~100의 정수를 나타낸다.]
Polyurethane imide resin represented by the following general formula (I), a thermosetting resin, a filler, and a printing solvent are contained,
The resin paste for die bonding whose compounding quantity of the said thermosetting resin is 250-500 weight part with respect to 100 weight part of said polyurethane imide resins.
However,
Figure pct00012

[Wherein, R 1 represents a divalent organic group containing an aromatic ring or an aliphatic ring, R 2 represents a divalent organic group having a molecular weight of 100 to 10,000, and R 3 represents a tetravalent organic group containing four or more carbon atoms And n and m each independently represent an integer of 1 to 100.]
제 1항에 있어서, 상기 필러가, 구상 실리카 미립자를 포함하는, 다이본딩용 수지 페이스트.The resin paste for die bonding according to claim 1, wherein the filler contains spherical silica fine particles. 기판상에 제 1항 또는 제 2항에 기재된 다이본딩용 수지 페이스트를 도포하여 도막을 형성하는 도포 공정과,
상기 도막상에 반도체 칩을 탑재하는 반도체 칩 탑재 공정
을 포함하는, 반도체 장치의 제조방법.
An application step of applying the resin paste for die bonding according to claim 1 or 2 onto a substrate to form a coating film;
Semiconductor chip mounting process for mounting a semiconductor chip on the coating film
A manufacturing method of a semiconductor device comprising a.
제 3항에 있어서, 상기 도포 공정의 후에, 상기 도막을 건조하여 B스테이지화하는 건조 공정을 더 포함하고,
상기 반도체 칩 탑재 공정에 있어서, B스테이지화한 상기 도막상에 반도체 칩을 탑재하는, 반도체 장치의 제조방법.
The method of claim 3, further comprising, after the coating step, a drying step of drying the coating film and forming a B stage.
In the semiconductor chip mounting process, a semiconductor chip is mounted on the B-staged coating film.
제 3항 또는 제 4항에 기재된 반도체 장치의 제조방법에 의해 얻어지는 반도체 장치.

The semiconductor device obtained by the manufacturing method of the semiconductor device of Claim 3 or 4.

KR1020117007854A 2008-12-17 2009-07-24 Resin paste for die bonding, method for producing semiconductor device, and semiconductor device KR20110050561A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2008321123 2008-12-17
JPJP-P-2008-321123 2008-12-17

Publications (1)

Publication Number Publication Date
KR20110050561A true KR20110050561A (en) 2011-05-13

Family

ID=42268625

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020117007854A KR20110050561A (en) 2008-12-17 2009-07-24 Resin paste for die bonding, method for producing semiconductor device, and semiconductor device

Country Status (6)

Country Link
JP (1) JPWO2010070947A1 (en)
KR (1) KR20110050561A (en)
CN (1) CN102246285A (en)
SG (1) SG172144A1 (en)
TW (1) TW201026806A (en)
WO (1) WO2010070947A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017052289A1 (en) * 2015-09-23 2017-03-30 주식회사 엘지화학 Adhesive film, method for producing semiconductor device and semiconductor device

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101906248B (en) * 2010-07-08 2012-06-06 浙江大学 High compression-strength rigid-enhancement type hard polyurethane foaming plastic and preparation method thereof
JP5564405B2 (en) * 2010-11-04 2014-07-30 株式会社カネカ Bonding sheet
JP5741809B2 (en) * 2011-02-22 2015-07-01 三菱マテリアル株式会社 Bonding paste and method for bonding semiconductor element and substrate
JP6388680B2 (en) * 2017-03-11 2018-09-12 日揮触媒化成株式会社 Manufacturing method of die attach paste for mounting semiconductor device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4604682B2 (en) * 2004-01-08 2011-01-05 日立化成工業株式会社 Polyurethaneimide resin and adhesive composition using the same
JP2006241174A (en) * 2005-02-07 2006-09-14 Hitachi Chem Co Ltd Film-formed adhesive for die-bonding, and adhesive sheet and semi-conductor device by using the same
KR20080030581A (en) * 2005-05-31 2008-04-04 스미토모 베이클리트 컴퍼니 리미티드 Encapsulating resin composition for preapplication, semiconductor device made with the same, and process for producing the same
KR20090042842A (en) * 2006-10-04 2009-04-30 히다치 가세고교 가부시끼가이샤 Resin paste for die bonding, method for manufacturing semiconductor device, and semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017052289A1 (en) * 2015-09-23 2017-03-30 주식회사 엘지화학 Adhesive film, method for producing semiconductor device and semiconductor device
US11021634B2 (en) 2015-09-23 2021-06-01 Lg Chem, Ltd. Adhesive film, preparation method of semiconductor device, and semiconductor device

Also Published As

Publication number Publication date
JPWO2010070947A1 (en) 2012-05-24
TW201026806A (en) 2010-07-16
WO2010070947A1 (en) 2010-06-24
CN102246285A (en) 2011-11-16
SG172144A1 (en) 2011-07-28

Similar Documents

Publication Publication Date Title
KR100970312B1 (en) Resin paste for die bonding and its use
KR101181591B1 (en) Resin paste for die bonding, method for manufacturing semiconductor device, and semiconductor device
WO2009123285A1 (en) Flux activator, adhesive resin composition, adhesive paste, adhesive film, semiconductor device fabrication method, and semiconductor device
JP4994743B2 (en) Film adhesive and method of manufacturing semiconductor package using the same
JP2004319823A (en) Adhesive film for semiconductor, semiconductor device and method for manufacturing the same
WO2021029259A1 (en) Multi-layer sheet for mold underfill encapsulation, method for mold underfill encapsulation, electronic component mounting substrate, and production method for electronic component mounting substrate
KR20110050561A (en) Resin paste for die bonding, method for producing semiconductor device, and semiconductor device
KR20130036732A (en) Resin paste for die bonding, method for manufacturing semiconductor device, and semiconductor device
JP2004315688A (en) Adhesive film for semiconductor, semiconductor device, and manufacturing method of semiconductor device
JP5157938B2 (en) Resin paste for die bonding, semiconductor device manufacturing method using the resin paste, and semiconductor device obtained by the manufacturing method
JP5585760B2 (en) Liquid resin composition for adhesive, semiconductor device, and method for manufacturing semiconductor device
JP4001493B2 (en) Mounting board manufacturing method
JP5493327B2 (en) Resin composition for sealing filling, semiconductor device and method for manufacturing the same
JP2007246875A (en) Resin paste for die bonding, method for producing semiconductor device by using the resin paste, and semiconductor device obtained by the production method
JP2008112972A (en) Resin paste for die bonding, method for manufacturing semiconductor device, and semiconductor device
JP5167853B2 (en) Liquid resin composition and semiconductor device
JP2005298677A (en) Liquid sealing resin composition and electronic part device and method for producing the same
KR101279972B1 (en) Adhesive composition for attaching semiconductor chip and semiconductor device prepared by using the same
JP2002161192A (en) Semiconductor device

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application