JPS62293694A - Method of forming pattern for fitting parts - Google Patents
Method of forming pattern for fitting partsInfo
- Publication number
- JPS62293694A JPS62293694A JP13765086A JP13765086A JPS62293694A JP S62293694 A JPS62293694 A JP S62293694A JP 13765086 A JP13765086 A JP 13765086A JP 13765086 A JP13765086 A JP 13765086A JP S62293694 A JPS62293694 A JP S62293694A
- Authority
- JP
- Japan
- Prior art keywords
- pattern
- conductor
- component
- forming
- insulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 11
- 239000004020 conductor Substances 0.000 claims description 35
- 239000012212 insulator Substances 0.000 claims description 12
- 238000010586 diagram Methods 0.000 description 4
- 239000000919 ceramic Substances 0.000 description 3
- 239000011521 glass Substances 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 230000006866 deterioration Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Landscapes
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Structure Of Printed Boards (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
【発明の詳細な説明】
3、発明の詳細な説明
〔概要〕
セラミック等からなる回路基板上への部品取付用のパタ
ーン形成方法であって、部品取付用の導体パターン間に
接続用導体パターンを形成し、前記導体パターン中央部
の一部を残して絶縁体を被覆し、該絶縁体を被覆しない
導体パターン上に部品取付用バッドを形成して部品を実
装することにより、スペースファクタが良好となり、高
密度実装ができる。[Detailed Description of the Invention] 3. Detailed Description of the Invention [Summary] A method for forming a pattern for mounting components on a circuit board made of ceramic or the like, the method comprising forming a connecting conductor pattern between conductor patterns for mounting the components. A good space factor can be obtained by forming a component mounting pad on the conductor pattern, leaving a part of the central part of the conductor pattern and covering it with an insulator, and mounting a component by forming a component mounting pad on the conductor pattern that does not cover the insulator. , high-density mounting is possible.
本発明は、部品取付用パターン形成方法に係り、とくに
端子間ピッチの小さい集積回路等の部品取付用パターン
形成方法に関する。The present invention relates to a method for forming a pattern for attaching components, and more particularly to a method for forming a pattern for attaching components such as integrated circuits having a small pitch between terminals.
近年、電子部品は高密度集積回路技術の驚異的な進展に
より小形化され、これに伴ない例えば集積回路等の端子
間ピッチも小さくなる傾向にあるので、端子を接着する
導体パターン間に接続パターン等が形成できない、そこ
で接続パターンは導体パターン群の外側に形成すると、
スペースファクタが悪くなるので、導体パターン間に接
続パターンを形成する部品取付用のパターン形成方法の
開発が強く要望されている。In recent years, electronic components have become smaller due to the amazing progress of high-density integrated circuit technology, and as a result, the pitch between terminals of integrated circuits, etc., has also tended to become smaller. etc. cannot be formed, so if the connection pattern is formed outside the conductor pattern group,
Since the space factor deteriorates, there is a strong demand for the development of a pattern forming method for component attachment that forms a connection pattern between conductor patterns.
第2図は、従来の部品取付用のパターン形成方法を説明
する図で、同図(alは要部平面図、(b)はA〜A′
断面図である。FIG. 2 is a diagram explaining a conventional pattern forming method for attaching parts.
FIG.
図において、セラミック等からなる回路基板2上に図示
しないミニモールド等の電子部品の部品電極に対応する
位置に多数の導体パターン1を形成するが、該導体パタ
ーン1間の間隙が小さい。In the figure, a large number of conductor patterns 1 are formed on a circuit board 2 made of ceramic or the like at positions corresponding to component electrodes of an electronic component such as a mini-mold (not shown), but the gaps between the conductor patterns 1 are small.
したがって、この導体パターン群Bへ電源、信号等を供
給する接続導体パターン11は、前記導体パターン群B
の外側に形成し、前記導体パターン1を除き全面に劣化
防止等を目的として、ガラス系のペースト等の絶縁体3
で被覆している。Therefore, the connection conductor pattern 11 that supplies power, signals, etc. to this conductor pattern group B is
An insulator 3 such as a glass-based paste is formed on the outside of the conductor pattern 1 to prevent deterioration on the entire surface except for the conductor pattern 1.
It is covered with.
上記従来の部品取付用パターン形成方法にあっては、隣
接する導体パターン間の間隙が小さいので導体パターン
へ電源、信号等を供給する接続導体パターンを、導体パ
ターン群の外側に形成しているのでスペースファクタが
悪く、高密度実装を阻害するという問題点があった。In the above-mentioned conventional method for forming patterns for mounting parts, since the gap between adjacent conductor patterns is small, the connection conductor pattern for supplying power, signals, etc. to the conductor patterns is formed outside the group of conductor patterns. There was a problem in that the space factor was poor, which hindered high-density packaging.
本発明は、上記の問題点を解決して高密度実装を可能に
した部品取付用のパターン形成方法を提供するものであ
る。The present invention provides a pattern forming method for component mounting that solves the above problems and enables high-density mounting.
すなわち、回路基板2に形成した部品取付用の導体パタ
ーン1間に接続用パターン11を形成し、前記部品取付
用の導体パターン1の一部を残して絶縁体3を被覆し、
この絶縁体3を被覆しない前記導体パターン1上に、部
品取付用バッド4を形成したことによって解決される。That is, a connection pattern 11 is formed between the conductor patterns 1 for mounting components formed on the circuit board 2, and a part of the conductor pattern 1 for mounting the components is covered with the insulator 3,
This problem is solved by forming the component mounting pad 4 on the conductor pattern 1 that does not cover the insulator 3.
上記部品取付用のパターン形成方法は、導体パターンへ
電源、信号等を供給する接続用パターンを導体パターン
間に形成し、導体パターン中央部の一部を残してガラス
系の絶縁体で被覆したのち、絶縁体を被覆しない導体パ
ターンに部品取付用バッドを形成して、この部品取付用
バッドに電子部品を実装するので、回路基板のスペース
ファクタが良好となり、高密度実装が可能となる。The pattern forming method for attaching the above-mentioned components is to form a connection pattern between the conductor patterns for supplying power, signals, etc. to the conductor patterns, and then cover the conductor patterns with a glass-based insulator, leaving a part of the center of the conductor patterns. Since a component mounting pad is formed on a conductor pattern that is not coated with an insulator, and electronic components are mounted on the component mounting pad, the space factor of the circuit board becomes good and high-density mounting becomes possible.
第1図は、本発明の一実施例を説明する図で、同図fa
tは要部平面図3(b)はA−A’断面図1(C)はB
−B’断面図で、第2図と同等の部分については同一符
号を付している。FIG. 1 is a diagram illustrating an embodiment of the present invention.
t is the main part plan view 3 (b) is A-A' sectional view 1 (C) is B
In the -B' sectional view, the same parts as in FIG. 2 are designated by the same reference numerals.
図において、セラミック等からなる回路基ti Z上に
ミニモールド等の電子部品7の部品電極6に対応する位
置に多数の導体パターン1(1a〜ld )を形成し、
この導体パターン1aと1b問および1bと1c間に接
続用パターン11を形成したのち、劣化防止等を目的と
して前記導体パターン1の中央部の一部を残すようにマ
スク等を用いてガラス系のペースト等で形成した絶縁体
3を被覆する。In the figure, a large number of conductor patterns 1 (1a to 1d) are formed on a circuit board TIZ made of ceramic or the like at positions corresponding to component electrodes 6 of an electronic component 7 such as a mini-mold,
After forming the connection pattern 11 between the conductor patterns 1a and 1b and between 1b and 1c, a glass-based pattern is formed using a mask or the like so as to leave a part of the center of the conductor pattern 1 for the purpose of preventing deterioration. An insulator 3 made of paste or the like is coated.
そうして、前記導体パターン1の絶縁体3を被覆してい
ない部分に、銅ペースト等を印刷して部品取付用バッド
4(この部品取付用バッド4は電子部品7の部品電極6
よりも若干大きくすることが好ましい。)を形成し、こ
の部品取付用バッド4に電子部品7の部品電極6を半田
5で接着したものである。Then, a copper paste or the like is printed on the part of the conductor pattern 1 that is not covered with the insulator 3, and a component mounting pad 4 (this component mounting pad 4 is used for the component electrode 6 of the electronic component 7) is printed.
It is preferable to make it slightly larger than . ), and component electrodes 6 of electronic components 7 are bonded to this component mounting pad 4 with solder 5.
以上の説明から明らかなように、本発明によれば接続用
パターンを導体パターン間に形成するので、回路基板の
スペースファクタが良好となり、高密度実装が可能とな
るとともに、信頼性の向上に極めて有効である。As is clear from the above description, since the connection pattern is formed between the conductor patterns according to the present invention, the space factor of the circuit board is improved, high-density mounting is possible, and reliability is greatly improved. It is valid.
第1図は、本発明の一実施例を説明する図で、同図(a
lは要部平面図、(b)はA−A’断面図、(C)はB
−B’断面図、
第2図は、従来の部品取付用パターン形成方法を説明す
る図で、同図(alは要部平面図、(b)はA〜A′断
面図である。
図において、1.1a〜1dは導体パターン、2は回路
基板、3は絶縁体、4は部品取付用パッド、5は半田、
6は部品電極、7は電子部品、11は接続用パターン、
Bは導体パターン群、をそれぞれ示す。
14中?7−〉
(C)
亭柘EIF4a−突紐幻
第1図FIG. 1 is a diagram illustrating an embodiment of the present invention.
1 is a plan view of the main part, (b) is a sectional view along line A-A', and (C) is B
-B' sectional view. Figure 2 is a diagram explaining the conventional method of forming a pattern for attaching parts. , 1.1a to 1d are conductor patterns, 2 is a circuit board, 3 is an insulator, 4 is a component mounting pad, 5 is solder,
6 is a component electrode, 7 is an electronic component, 11 is a connection pattern,
B indicates a conductor pattern group. Out of 14? 7-〉 (C) Teitsu EIF4a-Tsuhimo Phantom Figure 1
Claims (1)
方法において、 前記回路基板(2)に形成した部品取付用の導体パター
ン(1)間に接続用パターン(11)を形成し、前記部
品取付用の導体パターン(1)の一部を残して絶縁体(
3)を被覆し、該絶縁体(3)を被覆しない前記導体パ
ターン(1)上に、部品取付用パッド(4)を形成した
ことを特徴とする部品取付用パターン形成方法。[Claims] A method for forming a pattern for attaching components on a circuit board (2), comprising: a pattern for connecting (11) between conductor patterns (1) for attaching components formed on the circuit board (2); is formed, and an insulator (
A method for forming a pattern for attaching a component, characterized in that a pad for attaching a component (4) is formed on the conductor pattern (1) which is coated with the conductor pattern (1) and not covered with the insulator (3).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13765086A JPS62293694A (en) | 1986-06-12 | 1986-06-12 | Method of forming pattern for fitting parts |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13765086A JPS62293694A (en) | 1986-06-12 | 1986-06-12 | Method of forming pattern for fitting parts |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62293694A true JPS62293694A (en) | 1987-12-21 |
Family
ID=15203598
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13765086A Pending JPS62293694A (en) | 1986-06-12 | 1986-06-12 | Method of forming pattern for fitting parts |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62293694A (en) |
-
1986
- 1986-06-12 JP JP13765086A patent/JPS62293694A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS596861U (en) | wiring board | |
JPS62293694A (en) | Method of forming pattern for fitting parts | |
JPS63283051A (en) | Substrate for hybrid integrated circuit device | |
JPS62208691A (en) | Double-sided mounting hybrid integrated circuit | |
JPS60176577U (en) | Printed board | |
JPS5999787A (en) | Thick film printed circuit board | |
JPS6213016A (en) | Chip-like electronic component | |
JPH02239577A (en) | Hybrid integrated circuit for surface mounting | |
JPS5995656U (en) | printed wiring board | |
JPS5837178U (en) | electronic circuit equipment | |
JPS6312188A (en) | Structure for attaching flexible circuit | |
JPS60106363U (en) | printed wiring board | |
JPS59152761U (en) | Wiring pattern connection structure between circuit boards | |
JPS60194344U (en) | Thick film hybrid integrated circuit lead terminal connection structure | |
JPS59113683A (en) | Printed board | |
JPS6096868U (en) | printed wiring board | |
JPS5920674U (en) | printed wiring board | |
JPS5974761U (en) | printed wiring board | |
JPS589395A (en) | Method of mounting chip part | |
JPS62145891A (en) | Circuit substrate | |
JPS5920675U (en) | Laminated structure of printed wiring board | |
JPS5846473U (en) | printed wiring pattern | |
JPS6146769U (en) | Electronic circuit forming chip mounting equipment | |
JPS60176569U (en) | Mounting structure of chip parts | |
JPS583066U (en) | printed wiring board |