Nothing Special   »   [go: up one dir, main page]

JPS58182441U - semiconductor integrated circuit - Google Patents

semiconductor integrated circuit

Info

Publication number
JPS58182441U
JPS58182441U JP1982079348U JP7934882U JPS58182441U JP S58182441 U JPS58182441 U JP S58182441U JP 1982079348 U JP1982079348 U JP 1982079348U JP 7934882 U JP7934882 U JP 7934882U JP S58182441 U JPS58182441 U JP S58182441U
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit
resistor
semiconductor integrated
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1982079348U
Other languages
Japanese (ja)
Inventor
岩崎 楠也
Original Assignee
三洋電機株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 三洋電機株式会社 filed Critical 三洋電機株式会社
Priority to JP1982079348U priority Critical patent/JPS58182441U/en
Publication of JPS58182441U publication Critical patent/JPS58182441U/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/023Redistribution layers [RDL] for bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のサージ対策を施した回路図、第2図はそ
の具体的な内部構成を示す断面図、第3図は絶縁破壊状
態を示す拡大上面図、第4図は来者案巣積回路の要部の
拡大上面図、第5図は本考案の他の実施例を示す拡大上
面図であって、5は抵抗体、12はコンタクト、13は
絶縁破壊痕、14は電源共ラド、を夫々示している。
Figure 1 is a circuit diagram of a conventional surge countermeasure, Figure 2 is a cross-sectional view showing its specific internal configuration, Figure 3 is an enlarged top view showing dielectric breakdown, and Figure 4 is a visitor guide. FIG. 5 is an enlarged top view showing another embodiment of the present invention, in which 5 is a resistor, 12 is a contact, 13 is a dielectric breakdown trace, and 14 is a power supply Radar. , respectively.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 外部回路に直結される入力パッドと内部回路との間に半
導体基板に逆導電型の不純物を導入して形成した抵抗体
を挿入すると同時に該抵抗体と基板との間にダイオード
を形成して外部回路からのサージに対する保護をはかっ
た半導体集積回路に於て、上記人力パッドと上記抵抗体
とのコンタクト箇所を該集積回路へ電源を供給する電源
パッドと離隔した位置に設けて成る半導体集積回路。
A resistor formed by introducing impurities of the opposite conductivity type into a semiconductor substrate is inserted between the input pad directly connected to the external circuit and the internal circuit, and at the same time a diode is formed between the resistor and the substrate to connect the external circuit. In a semiconductor integrated circuit designed to protect against surges from the circuit, a contact point between the human power pad and the resistor is provided at a position separated from a power supply pad that supplies power to the integrated circuit.
JP1982079348U 1982-05-28 1982-05-28 semiconductor integrated circuit Pending JPS58182441U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1982079348U JPS58182441U (en) 1982-05-28 1982-05-28 semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1982079348U JPS58182441U (en) 1982-05-28 1982-05-28 semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JPS58182441U true JPS58182441U (en) 1983-12-05

Family

ID=30088533

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1982079348U Pending JPS58182441U (en) 1982-05-28 1982-05-28 semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPS58182441U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52102689A (en) * 1976-02-24 1977-08-29 Philips Nv Semiconductor device having safety circuit
JPS52123182A (en) * 1976-04-09 1977-10-17 Fujitsu Ltd Input and output end protection system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52102689A (en) * 1976-02-24 1977-08-29 Philips Nv Semiconductor device having safety circuit
JPS52123182A (en) * 1976-04-09 1977-10-17 Fujitsu Ltd Input and output end protection system

Similar Documents

Publication Publication Date Title
JPS58182441U (en) semiconductor integrated circuit
JPS58182440U (en) semiconductor integrated circuit
JPS5981045U (en) semiconductor integrated circuit
JPS5920644U (en) semiconductor equipment
JPS58159756U (en) integrated circuit device
JPS59119044U (en) semiconductor equipment
JPS60163744U (en) Semiconductor integrated circuit device
JPS5929051U (en) semiconductor equipment
JPS5933254U (en) semiconductor equipment
JPS58111966U (en) integrated circuit components
JPS5877066U (en) semiconductor integrated circuit
JPS58195455U (en) Bipolar IC
JPS5866626U (en) Safety devices for electrical equipment
JPS5887359U (en) semiconductor equipment
JPS5929050U (en) Package with shield
JPS5970347U (en) integrated circuit device
JPS5811252U (en) Packages for semiconductor devices
JPS5896276U (en) Measuring jig for integrated circuits
JPS5954956U (en) semiconductor package
JPS60163798U (en) Semiconductor equipment protective equipment
JPS6142861U (en) semiconductor equipment
JPS58114049U (en) semiconductor equipment
JPS59176160U (en) semiconductor integrated circuit
JPS5966999U (en) video tape recorder
JPS60125738U (en) Hybrid integrated circuit device