JPS5611697A - Logic circuit device mounting memory - Google Patents
Logic circuit device mounting memoryInfo
- Publication number
- JPS5611697A JPS5611697A JP8570979A JP8570979A JPS5611697A JP S5611697 A JPS5611697 A JP S5611697A JP 8570979 A JP8570979 A JP 8570979A JP 8570979 A JP8570979 A JP 8570979A JP S5611697 A JPS5611697 A JP S5611697A
- Authority
- JP
- Japan
- Prior art keywords
- logic
- memory section
- logic circuit
- terminal
- test
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Abstract
PURPOSE: To enable single test for a plurality of memories mounted on the logic circuit on the same substrate, by fixing the operating mode of input logic and output logic unit to one memory section with the test signal.
CONSTITUTION: The test signal from the test terminal 8 fixes the logic input unit group 5, logic output unit groups 6, 7 corresponding to the memory section 2-1 connected to the terminal pin 9. Accordingly, the signal is written in the memory section 2-1 from the terminal 9 and the signal read out from the memory section 2-1 is picked up from the terminal 10 connected to the unit goup 6 enable single test for memory section 2-1, even if a number of memory sections 2-1, 2-2... and logic circuit group are mounted on the substrate 1.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8570979A JPS5611697A (en) | 1979-07-06 | 1979-07-06 | Logic circuit device mounting memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8570979A JPS5611697A (en) | 1979-07-06 | 1979-07-06 | Logic circuit device mounting memory |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5611697A true JPS5611697A (en) | 1981-02-05 |
Family
ID=13866348
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8570979A Pending JPS5611697A (en) | 1979-07-06 | 1979-07-06 | Logic circuit device mounting memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5611697A (en) |
-
1979
- 1979-07-06 JP JP8570979A patent/JPS5611697A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO1988001079A3 (en) | Signal processing | |
| EP0306994A3 (en) | Semiconductor memory device with an improved serial addressing structure | |
| JPS6491074A (en) | Memory-contained logic lsi and testing thereof | |
| KR880004483A (en) | Semiconductor Memory with Data Bus Reset Circuit | |
| JPS5611697A (en) | Logic circuit device mounting memory | |
| JPS5515559A (en) | Test input circuit of microcomputer | |
| ES8201342A1 (en) | Serial-parallel-serial CCD memory system with fan out and fan in circuits. | |
| JPS5688524A (en) | Channel controller | |
| JPS5552600A (en) | Main memory unit | |
| JPS647636A (en) | Semiconductor integrated circuit device with gate array and memory | |
| JPS5525109A (en) | Logic circuit | |
| JPS53118327A (en) | Automatic test data generator | |
| JPS5379329A (en) | Test method of memory circuit | |
| JPS5549761A (en) | Logical operation circuit testing unit | |
| JPS55128168A (en) | Testing method of memory in chip | |
| JPS54123841A (en) | Semiconductor integrated memory element | |
| JPS5690271A (en) | Testing method for logic device | |
| JPS56168270A (en) | Logical device | |
| JPS5452946A (en) | Semiconductor element | |
| JPS54122944A (en) | Logic circuit | |
| JPS5559561A (en) | State setting/reading circuit | |
| JPS5798196A (en) | Memory test system | |
| JPS5659336A (en) | Bus system input/output unit | |
| JPS5611369A (en) | Diagnostic system of lsi | |
| JPS57111474A (en) | Test system for memory printed board |