Nothing Special   »   [go: up one dir, main page]

JP6102145B2 - Mounting structure and manufacturing method of mounting structure - Google Patents

Mounting structure and manufacturing method of mounting structure Download PDF

Info

Publication number
JP6102145B2
JP6102145B2 JP2012210739A JP2012210739A JP6102145B2 JP 6102145 B2 JP6102145 B2 JP 6102145B2 JP 2012210739 A JP2012210739 A JP 2012210739A JP 2012210739 A JP2012210739 A JP 2012210739A JP 6102145 B2 JP6102145 B2 JP 6102145B2
Authority
JP
Japan
Prior art keywords
sub
board
main
main surface
mounting structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012210739A
Other languages
Japanese (ja)
Other versions
JP2014067794A (en
Inventor
雄己 藤村
雄己 藤村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2012210739A priority Critical patent/JP6102145B2/en
Publication of JP2014067794A publication Critical patent/JP2014067794A/en
Application granted granted Critical
Publication of JP6102145B2 publication Critical patent/JP6102145B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Combinations Of Printed Boards (AREA)

Description

本発明は、主基板上に副基板が設けられた実装構造体及びその製造方法に関する。   The present invention relates to a mounting structure in which a sub-board is provided on a main board and a manufacturing method thereof.

電子機器、特に携帯機器の小型化、薄型化が求められており、主基板の主面のサイズを小さくするために、主基板に実装される電子部品の小型化や、主基板上に実装される電子部品の間隙を狭めることで、小型化、薄型化が進められてきた。   There is a demand for downsizing and thinning of electronic devices, especially portable devices. To reduce the size of the main surface of the main board, electronic components mounted on the main board are downsized and mounted on the main board. By reducing the gap between electronic components, downsizing and thinning have been promoted.

また、主基板にコネクタを設け、コネクタを介して、電子部品が実装された実装基板を主基板に対して垂直に立てるように差し込むことで、より多くの電子部品を実装する構造も知られている。   Also known is a structure for mounting more electronic components by providing a connector on the main board and inserting the mounting board on which the electronic components are mounted through the connector so as to stand vertically with respect to the main board. Yes.

しかしながら、この構造は、主基板に設けられるコネクタが、主基板の厚みよりも厚いので、主基板の厚み方向に対して大型化を招くと共に、主基板の主面上にコネクタを配置することによって、主基板上の実装面積が減ってしまう不都合がある。   However, in this structure, since the connector provided on the main board is thicker than the thickness of the main board, the main board is increased in size in the thickness direction, and the connector is disposed on the main surface of the main board. There is a disadvantage that the mounting area on the main board is reduced.

さらに、本発明に関連する実装構造としては、電子部品の実装密度の高密度化を図るために、コネクタを用いずに、主基板の主面上に、電子部品が実装された副基板をはんだ付けによって接続する構成が開示されている(例えば、特許文献1参照)。   Furthermore, as a mounting structure related to the present invention, in order to increase the mounting density of electronic components, a sub-board on which electronic components are mounted on the main surface of the main board is soldered without using a connector. The structure connected by attaching is disclosed (for example, refer patent document 1).

実開昭60−109358号公報Japanese Utility Model Publication No. 60-109358

しかしながら、上述した特許文献1に記載の構成は、主基板の主面に直交する方向に延びる副基板の高さがかさみ、主基板の厚み方向に対して、副基板が実装構造体の大型化を招いている問題がある。   However, in the configuration described in Patent Document 1 described above, the height of the sub-board that extends in a direction orthogonal to the main surface of the main board is bulky, and the sub-board increases in size in the thickness direction of the main board. There is a problem that invites.

この対策として、主基板の主面に直交する方向に延びる副基板の高さを低くした場合には、副基板の実装面積が少なくなるので、実装密度の高密化を十分に実現することが困難である。   As a countermeasure, when the height of the sub-board extending in the direction orthogonal to the main surface of the main board is lowered, the mounting area of the sub-board is reduced, so it is difficult to sufficiently realize a high mounting density. It is.

そこで、本発明は、上記関連する技術の課題を解決することができる実装構造体及び実装構造体の製造方法を提供することを目的とする。本発明の目的の一例は、電子部品の実装密度を高めると共に、実装構造体の小型化、薄型化することができる実装構造体及び実装構造体の製造方法を提供することにある。   Then, an object of this invention is to provide the manufacturing method of the mounting structure which can solve the subject of the said related technique, and a mounting structure. An example of the object of the present invention is to provide a mounting structure and a manufacturing method of the mounting structure that can increase the mounting density of electronic components and reduce the size and thickness of the mounting structure.

上述した目的を達成するため、本発明に係る実装構造体は、主基板と、主基板上に設けられ、主基板と電気的に接続される複数の副基板と、を備え、副基板は、端部に端子を有し、副基板の主面が主基板の主面に交差して配置され、端子が主基板の主面に接合される。そして、複数の副基板は、主基板の主面の一部を包囲して、内側に空間を構成するように配置され、複数の副基板の主面が内側に向かって傾斜される。また、副基板の内側の主面と、空間内の、主基板の主面との両方に、電子部品が実装されている。そして、空間内に配置され、複数の副基板に電気的に接合された他の副基板をさらに備えている。 In order to achieve the above-described object, a mounting structure according to the present invention includes a main board and a plurality of sub-boards provided on the main board and electrically connected to the main board. A terminal is provided at the end, the main surface of the sub-board is arranged so as to intersect the main surface of the main substrate, and the terminal is bonded to the main surface of the main substrate. The plurality of sub-boards are arranged so as to surround a part of the main surface of the main board and form a space inside, and the main faces of the plurality of sub-boards are inclined inward. Electronic components are mounted on both the main surface inside the sub-board and the main surface of the main board in the space. In addition, another sub-board disposed in the space and electrically joined to the plurality of sub-boards is further provided.

また、本発明に係る実装構造体の製造方法は、主基板と、主基板上に設けられ、主基板と電気的に接続される複数の副基板と、を備え、副基板は、端部に端子を有し、副基板の主面が主基板の主面に交差して配置され、端子が主基板の主面に接合された実装構造体の製造方法であって、複数の副基板を、主基板の主面の一部を包囲して、内側に空間を構成するように、複数の副基板の主面を内側に向かって傾斜させて配置する工程を有する。そして、副基板の内側の主面と、空間内の、主基板の主面との両方に、電子部品を実装する工程をさらに有する。また、空間内に配置され、複数の副基板に電気的に接合された他の副基板をさらに設ける。 The method for manufacturing a mounting structure according to the present invention includes a main board and a plurality of sub boards provided on the main board and electrically connected to the main board, and the sub board is provided at an end portion. A method of manufacturing a mounting structure having a terminal, the main surface of the sub-board intersecting with the main surface of the main substrate, and the terminal bonded to the main surface of the main substrate, There is a step of arranging the main surfaces of the plurality of sub-boards to be inclined inward so as to surround a part of the main surface of the main board and to form a space inside. And it has further the process of mounting an electronic component in both the main surface inside a sub-board | substrate, and the main surface of the main board | substrate in space. Further, another sub-board disposed in the space and electrically joined to the plurality of sub-boards is further provided.

本発明によれば、複数の副基板が、主基板の主面の一部を包囲して、内側に空間を構成するように配置される共に、内側に向かって傾斜されることによって、主基板の主面に直交する方向に占める副基板の高さを低減することが可能になり、電子部品の実装密度を高めると共に、実装構造体の小型化、薄型化することができる。   According to the present invention, the plurality of sub-boards are arranged so as to surround a part of the main surface of the main board and form a space on the inner side, and are inclined toward the inner side. It is possible to reduce the height of the sub-board occupying the direction orthogonal to the main surface of the substrate, increase the mounting density of the electronic components, and reduce the size and thickness of the mounting structure.

第1の実施形態の実装構造体を示す斜視図である。It is a perspective view which shows the mounting structure of 1st Embodiment. 第1の実施形態の実装構造体を示す断面図である。It is sectional drawing which shows the mounting structure of 1st Embodiment. 第1の実施形態の実装構造体における副基板を組み立てた状態を示す斜視図である。It is a perspective view which shows the state which assembled the sub-board | substrate in the mounting structure of 1st Embodiment. 第1の実施形態の実装構造体における副基板を説明するための平面図である。It is a top view for demonstrating the sub-board | substrate in the mounting structure of 1st Embodiment. 第1の実施形態の実装構造体における主基板と副基板との接合箇所を説明するための断面図である。It is sectional drawing for demonstrating the junction location of the main board | substrate and subboard | substrate in the mounting structure of 1st Embodiment. 第1の実施形態の実装構造体における主基板と副基板との接合箇所を説明するための断面図である。It is sectional drawing for demonstrating the junction location of the main board | substrate and subboard | substrate in the mounting structure of 1st Embodiment. 第2の実施形態の実装構造体を模式的に示す斜視図である。It is a perspective view which shows typically the mounting structure of 2nd Embodiment. 第2の実施形態の実装構造体を模式的に示す平面図である。It is a top view which shows typically the mounting structure of 2nd Embodiment. 第3の実施形態の実装構造体を模式的に示す斜視図である。It is a perspective view which shows typically the mounting structure of 3rd Embodiment. 第3の実施形態の実装構造体を模式的に示す平面図である。It is a top view which shows typically the mounting structure of 3rd Embodiment. 実施形態の実装構造体の他の構成例を示す斜視図である。It is a perspective view which shows the other structural example of the mounting structure of embodiment. 実施形態の実装構造体の他の構成例を示す斜視図である。It is a perspective view which shows the other structural example of the mounting structure of embodiment. 実施形態の実装構造体の他の構成例を説明するための斜視図である。It is a perspective view for demonstrating the other structural example of the mounting structure of embodiment.

以下、本発明の具体的な実施形態について、図面を参照して説明する。   Hereinafter, specific embodiments of the present invention will be described with reference to the drawings.

(第1の実施形態)
図1に、第1の実施形態の実装構造体の斜視図を示す。図2に、第1の実施形態の実装構造体の断面図を示す。図2は、図1におけるA−A線に沿った断面図である。図3に、第1の実施形態の実装構造体における副基板を組み立てた状態の斜視図を示す。
(First embodiment)
FIG. 1 is a perspective view of the mounting structure according to the first embodiment. FIG. 2 is a sectional view of the mounting structure according to the first embodiment. 2 is a cross-sectional view taken along line AA in FIG. FIG. 3 is a perspective view showing a state in which the sub-board is assembled in the mounting structure according to the first embodiment.

図1に示すように、第1の実施形態の実装構造体1は、主基板11と、主基板11上に設けられ、主基板11と電気的に接続される複数の副基板12と、を備えている。副基板12は、端部に端子としてのパッド13を有し、副基板12の主面12aが主基板11の主面11aに直交して配置され、パッド13が主基板11の主面11aに接合されている。   As shown in FIG. 1, the mounting structure 1 of the first embodiment includes a main board 11 and a plurality of sub-boards 12 provided on the main board 11 and electrically connected to the main board 11. I have. The sub-board 12 has a pad 13 as a terminal at the end, the main surface 12 a of the sub-board 12 is disposed orthogonal to the main surface 11 a of the main substrate 11, and the pad 13 is on the main surface 11 a of the main substrate 11. It is joined.

図1及び図2に示すように、複数の副基板12は、主基板11の主面11aの一部を包囲して、内側に空間15を構成するように配置されており、複数の副基板12の主面12aが内側の空間15に向かって傾斜されている。そして、副基板12の内側の主面12aと、空間15内の、主基板11の主面11aとの両方に、電子部品16がそれぞれ実装されている。   As shown in FIG. 1 and FIG. 2, the plurality of sub-boards 12 are arranged so as to surround a part of the main surface 11 a of the main board 11 and form a space 15 on the inner side. Twelve major surfaces 12 a are inclined toward the inner space 15. Electronic components 16 are mounted on both the main surface 12 a inside the sub-board 12 and the main surface 11 a of the main substrate 11 in the space 15.

図4に、第1の実施形態の実装構造体1における副基板12を説明するための平面図を示す。図3及び図4に示すように、4つの副基板12は、主面12aが略台形状に形成された各リジッド基板12rがフレキシブル基板12fを介して互いに連結されており、いわゆるリジッドフレキシブル基板として構成されている。4つの副基板12を構成するリジッドフレキシブル基板は、所定の立体形状としての略四角錐台状を形成するようにフレキシブル基板12fを折り曲げることで、4つの副基板12の内側に空間15を構成する筒状に形成されている。   In FIG. 4, the top view for demonstrating the subboard | substrate 12 in the mounting structure 1 of 1st Embodiment is shown. As shown in FIGS. 3 and 4, each of the four sub-boards 12 includes a rigid board 12r having a main surface 12a formed in a substantially trapezoidal shape, and is connected to each other via a flexible board 12f. It is configured. The rigid flexible substrate constituting the four sub-substrates 12 forms a space 15 inside the four sub-substrates 12 by bending the flexible substrate 12f so as to form a substantially quadrangular pyramid shape as a predetermined three-dimensional shape. It is formed in a cylindrical shape.

4つの副基板12は、リジッドフレキシブル基板が用いられることで、相対的な位置決め作業、主基板11に対する副基板12の傾斜角の調整作業や、副基板12の端部同士を固定する作業が1箇所を除いて不要になるので、組立性が高められている。   Since the four sub-boards 12 are rigid flexible boards, the relative positioning work, the adjustment work of the inclination angle of the sub-board 12 with respect to the main board 11, and the work of fixing the ends of the sub-boards 12 are one. Since it becomes unnecessary except for the part, the assemblability is improved.

また、各副基板12の内側の主面12aには、電子部品16が予め実装されている。また、必要に応じて、各副基板12の外側の主面12aに、電子部品16が実装されてもよいことは勿論である。また、実施形態では、4つの副基板12を構成するリジッドフレキシブル基板が用いられたが、リジッド基板からなる副基板のみが用いられてもよいことは勿論である。   An electronic component 16 is mounted in advance on the main surface 12 a inside each sub-board 12. Of course, the electronic component 16 may be mounted on the outer main surface 12a of each sub-board 12 as necessary. In the embodiment, the rigid flexible substrate constituting the four sub-substrates 12 is used. However, it is needless to say that only the sub-substrate composed of the rigid substrates may be used.

図5及び図6に、第1の実施形態の実装構造体1における主基板11と副基板12との接合箇所を説明するための断面図を示す。図5及び図6に示すように、副基板12は、主面12aの一端部に設けられたパッド13は、主基板11の主面11aのパッド14に当接されて配置される。   FIG. 5 and FIG. 6 are cross-sectional views for explaining the joint location between the main board 11 and the sub board 12 in the mounting structure 1 of the first embodiment. As shown in FIGS. 5 and 6, the sub-board 12 is arranged such that the pads 13 provided at one end of the main surface 12 a are in contact with the pads 14 on the main surface 11 a of the main substrate 11.

続いて、副基板12のパッド13と主基板11の端子との接続箇所には、はんだペーストや導電性ペーストなどの接続用ペースト17が、ディスペンサを用いて塗布される。そして、副基板12と主基板11との接続箇所に塗布された接続用ペースト17を加熱して溶融させ、接続用ペースト17が固化することで、主基板11の主面11aの所定の位置に接続される。   Subsequently, a connection paste 17 such as a solder paste or a conductive paste is applied to a connection portion between the pad 13 of the sub-board 12 and the terminal of the main board 11 using a dispenser. Then, the connection paste 17 applied to the connection portion between the sub-substrate 12 and the main substrate 11 is heated and melted, and the connection paste 17 is solidified, so that the connection paste 17 is solidified at a predetermined position on the main surface 11 a of the main substrate 11. Connected.

また、副基板12の内側の主面12aと、空間15内における主基板11の主面11aとがなす傾斜角は、90度未満であって、30度以上に設定されている。主基板11に対して副基板12の内側の主面がなす傾斜角が30度未満の場合には、主基板11の主面11a上に実装された電子部品16と、副基板12や副基板12に実装された電子部品16とが接触するおそれが生じるので好ましくない。   The inclination angle formed between the main surface 12a inside the sub-board 12 and the main surface 11a of the main board 11 in the space 15 is set to be less than 90 degrees and 30 degrees or more. When the inclination angle formed by the main surface inside the sub-board 12 with respect to the main board 11 is less than 30 degrees, the electronic component 16 mounted on the main surface 11a of the main board 11, the sub-board 12 and the sub-board 12 is not preferable because the electronic component 16 mounted on the connector 12 may come into contact with the electronic component 16.

また、図示しないが、主基板11の主面11a上には、筒状に組み立てられた副基板12の外周側の領域に、必要に応じて電子部品16が実装されている。本発明の実装構造体に関連する技術では、例えばデカップリングコンデンサやダンピング抵抗などの電子部品16としてのチップ部品が、LSI(大規模集積回路)周辺の広い範囲に実装されているが、本実施形態によれば、これらのチップ部品を複数の副基板12に実装し、これをLSI周辺の狭い範囲に副基板12を配置することによって、主基板11の主面11aで電子部品16が占める実装面積を縮小することが可能となる。これによって、電子部品16の実装密度が高められ、複数の副基板12がコンパクトに傾斜され配置されることで、実装構造体1全体が小型化、薄型化される。   Moreover, although not shown in figure, the electronic component 16 is mounted on the main surface 11a of the main board 11 in a region on the outer peripheral side of the sub board 12 assembled in a cylindrical shape as necessary. In the technology related to the mounting structure of the present invention, for example, chip components as electronic components 16 such as a decoupling capacitor and a damping resistor are mounted in a wide range around an LSI (Large Scale Integrated Circuit). According to the embodiment, these chip components are mounted on a plurality of sub-boards 12, and the sub-board 12 is arranged in a narrow range around the LSI, whereby the electronic component 16 occupies the main surface 11a of the main board 11. The area can be reduced. As a result, the mounting density of the electronic components 16 is increased, and the plurality of sub-boards 12 are inclined in a compact manner, whereby the entire mounting structure 1 is reduced in size and thickness.

以上のように構成された実装構造体1を製造する製造方法について説明する。 実装構造体1に用いられる複数の副基板12には、空間15内に位置する内側の主面12aに、電子部品16を予め実装する。また、主基板11の主面11aには、複数の副基板12によって包囲される内側の領域に、電子部品16が実装される。なお、必要に応じて、空間15内における主基板11の主面11a及び副基板12の主面12aのいずれか一方のみに電子部品16が実装される構成にされてもよい。   A manufacturing method for manufacturing the mounting structure 1 configured as described above will be described. On the plurality of sub-boards 12 used in the mounting structure 1, electronic components 16 are mounted in advance on the inner main surface 12 a located in the space 15. Further, the electronic component 16 is mounted on the main surface 11 a of the main board 11 in an inner region surrounded by the plurality of sub-boards 12. If necessary, the electronic component 16 may be mounted on only one of the main surface 11a of the main board 11 and the main surface 12a of the sub-board 12 in the space 15.

つぎに、電子部品16が実装された複数の副基板12を折り曲げて、図3に示すように、筒状に組み立てる。筒状に組み立てられた副基板12は、各副基板12のパッド13が、主基板11の端子に当接するように、主基板11の主面11a上の所定の位置に配置される。   Next, the plurality of sub-boards 12 on which the electronic components 16 are mounted are bent and assembled into a cylindrical shape as shown in FIG. The sub-boards 12 assembled in a cylindrical shape are arranged at predetermined positions on the main surface 11 a of the main board 11 so that the pads 13 of each sub-board 12 abut on the terminals of the main board 11.

主基板11の主面11a上に、筒状に折り曲げられた副基板12を配置し、主基板11と各副基板12のパッド13とを接続用ペーストを用いて電気的に接続する。このように、主基板11上には、筒状に予め組み立てられた複数の副基板12を組み付けることによって、複数の副基板12を所定の形態に組み付ける作業が簡素化され、組立工程の作業性の向上が図られる。   On the main surface 11a of the main substrate 11, the sub substrate 12 bent in a cylindrical shape is disposed, and the main substrate 11 and the pads 13 of each sub substrate 12 are electrically connected using a connection paste. As described above, by assembling the plurality of sub-substrates 12 assembled in a cylindrical shape on the main substrate 11, the work of assembling the plurality of sub-substrates 12 into a predetermined form is simplified, and the workability of the assembly process is improved. Is improved.

上述したように、実施形態の実装構造体1によれば、複数の副基板12が、主基板11の主面11aの一部を包囲して、内側に空間15を構成するように配置される共に、複数の副基板12が内側に向かって傾斜されることによって、主基板11の主面11aに直交する方向に占める、副基板12の高さを低減することが可能になる。 加えて、複数の副基板12が構成する空間15の内部において、主基板11及び副基板12に電子部品16が実装されることで、電子部品16の高密度な実装が実現される。その結果、電子部品16の実装密度を高めると共に、実装構造体1全体を小型化、薄型化することができる。   As described above, according to the mounting structure 1 of the embodiment, the plurality of sub-boards 12 are disposed so as to surround a part of the main surface 11a of the main board 11 and form the space 15 inside. In both cases, the plurality of sub-boards 12 are inclined inward, whereby the height of the sub-board 12 occupying in the direction orthogonal to the main surface 11a of the main board 11 can be reduced. In addition, the electronic component 16 is mounted on the main substrate 11 and the sub substrate 12 in the space 15 formed by the plurality of sub substrates 12, thereby realizing high-density mounting of the electronic components 16. As a result, the mounting density of the electronic components 16 can be increased, and the entire mounting structure 1 can be reduced in size and thickness.

つぎに、他の実施形態の実装構造体について説明する。第1の実施形態の実装構造体1は、4つの副基板12を用いて構成されたが、本発明は、副基板の個数や形状を限定するものではない。なお、他の実施形態において、第1の実施形態との相違点を説明し、第1の実施形態の実装構造体の構成部材と同一の構成部材には、第1の実施形態と同一の符号を付して説明を省略する。   Next, a mounting structure according to another embodiment will be described. Although the mounting structure 1 of the first embodiment is configured using four sub-boards 12, the present invention does not limit the number or shape of the sub-boards. In other embodiments, differences from the first embodiment will be described, and the same reference numerals as those in the first embodiment are used for the same components as those of the mounting structure of the first embodiment. The description is omitted.

(第2の実施形態)
図7に、第2の実施形態の実装構造体の斜視図を示す。図8に、第2の実施形態の実装構造体の平面図を示す。
(Second Embodiment)
FIG. 7 is a perspective view of the mounting structure according to the second embodiment. FIG. 8 is a plan view of the mounting structure according to the second embodiment.

図7及び図8に示すように、第2の実施形態の実装構体2は、2つの副基板22が組み合わされて構成されている。副基板22は、主面22aが台形状に形成されたフレキシブル基板によって構成されており、円弧状に湾曲されて組み立てられている。   As shown in FIGS. 7 and 8, the mounting structure 2 of the second embodiment is configured by combining two sub-boards 22. The sub-board 22 is configured by a flexible board having a main surface 22a formed in a trapezoidal shape, and is assembled by being bent into an arc shape.

本実施形態においても第1の実施形態と同様に、複数の副基板22は、主基板11の主面11aの一部を包囲して、内側に空間を構成するように配置される共に、内側に向かって傾斜されている。実装構造体2を構成する2つの副基板22は、上端が開口する略円錐台状をなして主基板11上に配置されている。   Also in the present embodiment, as in the first embodiment, the plurality of sub-boards 22 are arranged so as to surround a part of the main surface 11a of the main board 11 so as to form a space on the inner side. It is inclined toward. The two sub-boards 22 constituting the mounting structure 2 are arranged on the main board 11 in a substantially truncated cone shape having an upper end opened.

第2の実施形態においても、第1の実施形態と同様に、電子部品16の実装密度を高密度化すると共に、実装構造体2全体を小型化、薄型化することができる。   Also in the second embodiment, as in the first embodiment, the mounting density of the electronic components 16 can be increased, and the entire mounting structure 2 can be reduced in size and thickness.

(第3の実施形態)
図9に、第3の実施形態の実装構造体の斜視図を示す。図10に、第3の実施形態の実装構造体の平面図を示す。
(Third embodiment)
FIG. 9 is a perspective view of the mounting structure according to the third embodiment. FIG. 10 is a plan view of the mounting structure according to the third embodiment.

図9及び図10に示すように、第3の実施形態の実装構造体3は、3つの副基板32が組み合わされて構成されている。3つの副基板32は、主面32aが台形状に形成されたリジッド基板が、フレキシブル基板を介して連結されたリジッドフレキシブル基板によって構成されている。   As shown in FIGS. 9 and 10, the mounting structure 3 according to the third embodiment is configured by combining three sub-boards 32. The three sub-boards 32 are constituted by a rigid flexible board in which a rigid board having a main surface 32a formed in a trapezoidal shape is connected via a flexible board.

本実施形態においても第1の実施形態と同様に、複数の副基板32は、主基板11の主面11aの一部を包囲して、内側に空間15を構成するように配置される共に、内側の空間15に向かって傾斜されている。実装構造体3を構成する3つの副基板32は、上端が開口する略三角錐台状をなして主基板11上に配置されている。   Also in the present embodiment, as in the first embodiment, the plurality of sub-substrates 32 surround a part of the main surface 11a of the main substrate 11 and are arranged so as to form a space 15 inside. It is inclined toward the inner space 15. The three sub-boards 32 constituting the mounting structure 3 are arranged on the main board 11 in a substantially triangular frustum shape whose upper end is open.

第3の実施形態においても、第1の実施形態と同様に、電子部品16の実装密度を高めると共に、実装構造体3全体を小型化、薄型化することができる。   In the third embodiment, as in the first embodiment, the mounting density of the electronic components 16 can be increased, and the entire mounting structure 3 can be reduced in size and thickness.

最後に、実施形態の実装構造体の他の構成例について、図11〜図13を参照して説明する。図11に示すように、本実施形態の実装構造体4は、筒状に組み立てられた4つの副基板12の開口18を塞ぐように、導電性材料からなる天板19が設けられている。   Finally, another configuration example of the mounting structure according to the embodiment will be described with reference to FIGS. As shown in FIG. 11, the mounting structure 4 of this embodiment is provided with a top plate 19 made of a conductive material so as to close the openings 18 of the four sub-boards 12 assembled in a cylindrical shape.

副基板12には、内側の主面または、空間18の外側の主面に、導電層としてのいわゆるベタパターンが形成されており、ベタパターンと天板19とが電気的に接続されている。   A so-called solid pattern as a conductive layer is formed on the inner main surface or the outer main surface of the space 18 on the sub-board 12, and the solid pattern and the top plate 19 are electrically connected.

本実施形態の実装構造体4は、副基板12と電気的に接続された天板19を備えることで、空間15内に実装された電子部品16の電磁シールド特性を向上させることができる。また、天板19は、4の副基板12のいずれかに折り曲げ可能に連結されてもよく、組立性を高めることができる。   The mounting structure 4 according to the present embodiment includes the top plate 19 that is electrically connected to the sub-board 12, thereby improving the electromagnetic shielding characteristics of the electronic component 16 mounted in the space 15. Moreover, the top plate 19 may be connected to any of the four sub-boards 12 so as to be bendable, and the assemblability can be improved.

図12に示すように、実装構造体5は、4つの副基板12が構成する空間15の内部に、4つの副基板12の少なくともいずれかに、更に他の副基板52が電気的に接続されて配置される。他の副基板52の主面52aは、主基板11の主面11aと直交して配置されており、電子部品16が実装されている。   As shown in FIG. 12, in the mounting structure 5, another sub-board 52 is electrically connected to at least one of the four sub-boards 12 in a space 15 formed by the four sub-boards 12. Arranged. The main surface 52a of the other sub-board 52 is arranged orthogonal to the main surface 11a of the main board 11, and the electronic component 16 is mounted thereon.

実装構造体5によれば、副基板12が構成する空間15内に、他の副基板52が配置されることで、空間15の内部の実装面積を増やして実装密度を更に高めると共に、実装構造体5の機械的強度を高めることができる。なお、実装構造体5においても、上述した天板19を備えてもよいことは勿論である。   According to the mounting structure 5, the other sub-board 52 is arranged in the space 15 formed by the sub-board 12, thereby increasing the mounting area inside the space 15 and further increasing the mounting density, and the mounting structure. The mechanical strength of the body 5 can be increased. Of course, the mounting structure 5 may include the top plate 19 described above.

図13に示すように、他の副基板52を用いた実装構造体5を製造する場合は、他の副基板52及び他の副基板52と接続される副基板12を、主基板11上にそれぞれ予め接合する工程と、この工程の後に、残りの副基板12を主基板11上に接合して、実装構造体5を組み立てる工程とを有する。   As shown in FIG. 13, when manufacturing the mounting structure 5 using another sub-board 52, the other sub-board 52 and the sub-board 12 connected to the other sub-board 52 are placed on the main board 11. Each has a step of bonding in advance, and a step of assembling the mounting structure 5 by bonding the remaining sub-board 12 onto the main board 11 after this step.

なお、本発明に係る実装構造体は、小型化、薄型化が求められる携帯機器に適用されて好ましい。   The mounting structure according to the present invention is preferably applied to a portable device that is required to be reduced in size and thickness.

1 実装構造体
11 主基板
11a 主面
12 副基板
12a 主面
13 パッド
15 空間
16 電子部品
DESCRIPTION OF SYMBOLS 1 Mounting structure 11 Main board 11a Main surface 12 Sub-board 12a Main surface 13 Pad 15 Space 16 Electronic component

Claims (5)

主基板と、前記主基板上に設けられ、前記主基板と電気的に接続される複数の副基板と、を備え、前記副基板は、端部に端子を有し、前記副基板の主面が前記主基板の主面に交差して配置され、前記端子が前記主基板の前記主面に接合された実装構造体であって、
前記複数の副基板は、前記主基板の前記主面の一部を包囲して、内側に空間を構成するように配置され、前記複数の副基板の前記主面が前記内側に向かって傾斜され、
前記副基板の前記内側の主面と、前記空間内の、前記主基板の前記主面との両方に、電子部品が実装されており、
前記空間内に配置され、前記複数の副基板に電気的に接合された他の副基板をさらに備えている、ことを特徴とする実装構造体。
A main board; and a plurality of sub boards provided on the main board and electrically connected to the main board, the sub board having a terminal at an end thereof, and a main surface of the sub board Is disposed so as to intersect the main surface of the main substrate, and the terminal is bonded to the main surface of the main substrate,
The plurality of sub-substrates are disposed so as to surround a part of the main surface of the main substrate and form a space inside, and the main surfaces of the plurality of sub-substrates are inclined toward the inner side. ,
Electronic components are mounted on both the inner main surface of the sub-board and the main surface of the main substrate in the space ,
The mounting structure further comprising another sub-board disposed in the space and electrically joined to the plurality of sub-boards .
前記複数の副基板の前記端部の反対側の他端部の開口が、導電性材料からなる天板によって塞がれており、
前記副基板には、前記内側の前記主面または、前記空間の外側の主面に、導電層が形成されており、前記導電層と前記天板とが電気的に接続されている、請求項1に記載の実装構造体。
The opening of the other end opposite to the end of the plurality of sub-substrates is closed by a top plate made of a conductive material,
The conductive layer is formed on the inner main surface or the outer main surface of the space, and the conductive layer and the top plate are electrically connected to the sub-board. 2. The mounting structure according to 1.
前記複数の副基板は、フレキシブル基板を介して互いに連結され、
前記天板は、前記副基板に折り曲げ可能に連結されている、請求項2に記載の実装構造体。
The plurality of sub-boards are connected to each other through a flexible board,
The mounting structure according to claim 2, wherein the top plate is foldably connected to the sub-board.
前記副基板の前記内側の主面が、前記主基板の前記主面に対してなす傾斜角は、30度以上である、請求項1ないしのいずれか1項に記載の実装構造体。 Wherein said inner main surface of the sub-substrate, the main angle of inclination with respect to the main surface of the substrate is 30 degrees or more, the mounting structure according to any one of claims 1 to 3. 主基板と、前記主基板上に設けられ、前記主基板と電気的に接続される複数の副基板と、を備え、前記副基板は、端部に端子を有し、前記副基板の主面が前記主基板の主面に交差して配置され、前記端子が前記主基板の前記主面に接合された実装構造体の製造方法であって、
前記複数の副基板を、前記主基板の前記主面の一部を包囲して、内側に空間を構成するように、前記複数の副基板の前記主面を前記内側に向かって傾斜させて配置する工程を有し、
前記副基板の前記内側の主面と、前記空間内の、前記主基板の前記主面との両方に、電子部品を実装する工程をさらに有し、
前記空間内に配置され、前記複数の副基板に電気的に接合された他の副基板をさらに設ける、実装構造体の製造方法。
A main board; and a plurality of sub boards provided on the main board and electrically connected to the main board, the sub board having a terminal at an end thereof, and a main surface of the sub board Is arranged to intersect with the main surface of the main substrate, and the terminal is bonded to the main surface of the main substrate,
The plurality of sub-boards are arranged with the main surfaces of the plurality of sub-boards inclined toward the inside so as to surround a part of the main surface of the main board and form a space inside. the step of possess,
A step of mounting electronic components on both the inner main surface of the sub-board and the main surface of the main substrate in the space;
A method for manufacturing a mounting structure , further comprising another sub-board disposed in the space and electrically joined to the plurality of sub-boards .
JP2012210739A 2012-09-25 2012-09-25 Mounting structure and manufacturing method of mounting structure Active JP6102145B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012210739A JP6102145B2 (en) 2012-09-25 2012-09-25 Mounting structure and manufacturing method of mounting structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012210739A JP6102145B2 (en) 2012-09-25 2012-09-25 Mounting structure and manufacturing method of mounting structure

Publications (2)

Publication Number Publication Date
JP2014067794A JP2014067794A (en) 2014-04-17
JP6102145B2 true JP6102145B2 (en) 2017-03-29

Family

ID=50743920

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012210739A Active JP6102145B2 (en) 2012-09-25 2012-09-25 Mounting structure and manufacturing method of mounting structure

Country Status (1)

Country Link
JP (1) JP6102145B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6455131B2 (en) * 2014-12-19 2019-01-23 沖電気工業株式会社 Medium discrimination device and medium transaction device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04158566A (en) * 1990-10-22 1992-06-01 Nec Corp Hybrid integrated circuit
US5793116A (en) * 1996-05-29 1998-08-11 Mcnc Microelectronic packaging using arched solder columns
JP2004022594A (en) * 2002-06-12 2004-01-22 Olympus Corp Electronic device
US7370530B2 (en) * 2004-09-01 2008-05-13 Honeywell International Inc. Package for MEMS devices
US8037754B2 (en) * 2008-06-12 2011-10-18 Rosemount Aerospace Inc. Integrated inertial measurement system and methods of constructing the same

Also Published As

Publication number Publication date
JP2014067794A (en) 2014-04-17

Similar Documents

Publication Publication Date Title
US6867496B1 (en) Interconnect substrate, semiconductor device, methods of fabricating, inspecting, and mounting the semiconductor device, circuit board, and electronic instrument
JP6950757B2 (en) High frequency module
KR101973419B1 (en) Composite electronic component and board for mounting the same
JP5072584B2 (en) Stacked mounting structure
US11877392B2 (en) Flexible wiring board, module, and electronic device
JP6513966B2 (en) Semiconductor device
JP6102145B2 (en) Mounting structure and manufacturing method of mounting structure
JP5983228B2 (en) Circuit board device and electronic device
WO2019077990A1 (en) Substrate laminate, and imaging device
JP4952365B2 (en) Electronic component mounting structure on a double-sided mounting circuit board, semiconductor device, and manufacturing method of double-sided mounting semiconductor device
JP7200969B2 (en) electronic device
JP7036087B2 (en) module
JP4556671B2 (en) Semiconductor package and flexible circuit board
JP6806520B2 (en) How to design semiconductor devices and wiring boards
JP2004273617A (en) Semiconductor device
JP6477894B2 (en) Resin circuit board, component-mounted resin circuit board
JP2012227320A (en) Semiconductor device
WO2016038795A1 (en) Electronic device, component mounting substrate, and electronic apparatus
JP2008311335A (en) Interconnection board and three-dimensional circuit device employing it
JP4973225B2 (en) Highly integrated semiconductor device
JP2006202870A (en) Three-dimensional electronic circuit module, its manufacturing method, and electronic apparatus using them
JP6487286B2 (en) Wiring board
JP2023113338A (en) wiring board
JP2013251499A (en) Three-dimensional structure flexible printed wiring board and loop wiring formation method
JP2003332732A (en) Multilayered substrate and method of interconnecting substrates

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20140508

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150812

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160518

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160607

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160808

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170131

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170213

R150 Certificate of patent or registration of utility model

Ref document number: 6102145

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150