Nothing Special   »   [go: up one dir, main page]

JP4215708B2 - Active matrix liquid crystal display device - Google Patents

Active matrix liquid crystal display device Download PDF

Info

Publication number
JP4215708B2
JP4215708B2 JP2004347926A JP2004347926A JP4215708B2 JP 4215708 B2 JP4215708 B2 JP 4215708B2 JP 2004347926 A JP2004347926 A JP 2004347926A JP 2004347926 A JP2004347926 A JP 2004347926A JP 4215708 B2 JP4215708 B2 JP 4215708B2
Authority
JP
Japan
Prior art keywords
liquid crystal
pixel electrode
crystal display
display device
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004347926A
Other languages
Japanese (ja)
Other versions
JP2005099855A (en
Inventor
智 浅田
米治 田窪
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2004347926A priority Critical patent/JP4215708B2/en
Publication of JP2005099855A publication Critical patent/JP2005099855A/en
Application granted granted Critical
Publication of JP4215708B2 publication Critical patent/JP4215708B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Thin Film Transistor (AREA)

Description

本発明は、AV・OA機器などの平面ディスプレイとして用いることのできるアクティブマトリクス型液晶表示装置に関するものである。   The present invention relates to an active matrix liquid crystal display device that can be used as a flat display such as an AV / OA device.

現在、液晶を用いた表示装置は、ビデオカメラのビューファインダーやポケットTVさらには高精細投写型TV、パソコン、ワープロなどの情報表示端末など種々の分野で応用されてきており、開発、商品化が活発に行われている。   Currently, display devices using liquid crystal have been applied in various fields such as video camera viewfinders, pocket TVs, high-definition projection TVs, personal computers, word processors, and other information display terminals. It is active.

特に、スイッチング素子として薄膜トランジスタ(TFT)を用いたアクティブマトリクス型方式のTN(Twisted Nematic)液晶表示装置は大容量の表示を行っても高いコントラストが保たれるという大きな特徴をもち、近年は市場の要望の極めて高いラップトップパソコンやノートパソコン、さらにはエンジニアリングワークステーション用の大型・大容量フルカラーディスプレイの本命として開発、商品化が盛んである。   In particular, an active matrix type TN (Twisted Nematic) liquid crystal display device using a thin film transistor (TFT) as a switching element has a great feature that a high contrast is maintained even when a large capacity display is performed. It has been actively developed and commercialized as a favorite of large-scale, large-capacity full-color displays for laptop computers, notebook computers, and engineering workstations with extremely high demands.

このようなアクティブマトリクス方式の液晶表示素子において、広く用いられている液晶表示モードのTN(Twisted Nematic )方式は液晶層を挟持する電極基板間で液晶分子が90゜捻れた構造をとるパネルを2枚の偏光板により挟んだものである。   In such an active matrix liquid crystal display element, a widely used liquid crystal display mode TN (Twisted Nematic) system is a panel having a structure in which liquid crystal molecules are twisted by 90 ° between electrode substrates sandwiching a liquid crystal layer. It is sandwiched between two polarizing plates.

2枚の偏光板は互いの偏光軸方向が直交し、一方の偏光板はその偏光軸が一方の基板に接している液晶分子の長軸方向と平行か垂直になるように配置されている。電圧無印加の場合は白表示であるが、2枚の基板間すなわち液晶パネルに対して垂直方向に電圧を印加していくと、徐々に光透過率が低下して黒表示となる。   The two polarizing plates are arranged such that their polarization axes are orthogonal to each other, and one polarizing plate is arranged so that its polarization axis is parallel or perpendicular to the major axis direction of the liquid crystal molecules in contact with one substrate. When no voltage is applied, white display is performed. However, when a voltage is applied in the vertical direction between two substrates, that is, with respect to the liquid crystal panel, the light transmittance gradually decreases to display black.

このような表示特性が得られるのは、液晶パネルに電圧を印加すると液晶分子は捻れ構造をほどきながら電界の向きに配列しようとし、この分子の配列状態により、パネルを透過してくる光の偏光状態が変わり、光の透過率が変調されるからである。   Such display characteristics are obtained when a voltage is applied to the liquid crystal panel, the liquid crystal molecules attempt to align in the direction of the electric field while unwinding the twisted structure, and the alignment state of the molecules causes the light transmitted through the panel to be aligned. This is because the polarization state changes and the light transmittance is modulated.

しかし、同じ分子配列状態でも、液晶パネルに入射してくる光の入射方向によって透過光の偏光状態は変化するので、入射方向に対応して光の透過率は異なってくる。すなわち、液晶パネルの特性は視角依存性を持つ。この視角特性は主視角方向(液晶層の中間層における液晶分子の長軸方向)に対し視点を斜めに傾けると輝度の逆転現象を引き起こし、液晶パネルの画質上、重要な課題となっている。   However, even in the same molecular arrangement state, the polarization state of the transmitted light changes depending on the incident direction of the light incident on the liquid crystal panel. Therefore, the light transmittance varies depending on the incident direction. That is, the characteristics of the liquid crystal panel have a viewing angle dependency. This viewing angle characteristic causes a luminance reversal phenomenon when the viewpoint is tilted with respect to the main viewing angle direction (the major axis direction of the liquid crystal molecules in the intermediate layer of the liquid crystal layer), which is an important issue in the image quality of the liquid crystal panel.

この課題を解決するために、TN型液晶表示方式のように基板垂直方向に電界を印加するのではなく、液晶に印加する方向を基板に対してほぼ平行な方向とするIPS(In-Plane Switching )方式があり、例えば特許文献1や特許文献2により提案されている。
特公昭63−21907号公報 特開平6−160878号公報
In order to solve this problem, an IPS (In-Plane Switching) in which the direction applied to the liquid crystal is a direction substantially parallel to the substrate, rather than applying an electric field in the direction perpendicular to the substrate as in the TN liquid crystal display system. ) Method, for example, proposed in Patent Document 1 and Patent Document 2.
Japanese Examined Patent Publication No. 63-21907 JP-A-6-160878

従来のIPS方式の液晶表示装置のアレイ基板の画素部の構成を図3(a)に示す。図3(b)は図3(a)図の一点鎖線での液晶表示装置の断面構成の概略断面図を示す。
この図に示すように、複数の走査配線2および信号配線7が直交するように形成され、走査配線2と信号配線7の各交差点に対応してスイッチング素子であるTFT11が設けられる。隣接する2つの走査配線2と隣接する2つの信号配線7に囲まれる1画素において、複数、例えば2つの画素電極8が信号配線7に略平行に形成されている。信号配線7と画素電極8の間および隣接する画素電極8の間には、複数、例えば3つの共通電極3が櫛形状に形成され、かつ画素電極8と咬合している。蓄積容量部9は画素電極8の間で、かつ走査配線2の上部に形成されている。
FIG. 3A shows a configuration of a pixel portion of an array substrate of a conventional IPS liquid crystal display device. FIG. 3B is a schematic cross-sectional view of the cross-sectional configuration of the liquid crystal display device taken along the alternate long and short dash line in FIG.
As shown in this figure, a plurality of scanning lines 2 and signal lines 7 are formed so as to be orthogonal to each other, and a TFT 11 serving as a switching element is provided at each intersection of the scanning lines 2 and the signal lines 7. In one pixel surrounded by two adjacent scanning lines 2 and two adjacent signal lines 7, a plurality of, for example, two pixel electrodes 8 are formed substantially parallel to the signal line 7. A plurality of, for example, three common electrodes 3 are formed in a comb shape between the signal wiring 7 and the pixel electrode 8 and between the adjacent pixel electrodes 8, and are engaged with the pixel electrode 8. The storage capacitor portion 9 is formed between the pixel electrodes 8 and above the scanning wiring 2.

次に製作工程を説明する。
ガラス基板1の上にアルミニウム(Al)を積層させ、フォトリソグラフィ法によって走査配線2と共通電極3を同時にパターン形成する。走査配線2と共通電極3の上にはTFTのゲート絶縁膜として働く窒化シリコン(SiNx)の第1絶縁体層4を積層させる。さらに第1絶縁体層4の上にTFTのスイッチ機能を司るアモルファスシリコン(α−Si)の半導体層5が積層されている。その後、TFTのチャンネル保護膜として窒化シリコン(SiNx)の第2絶縁体層6を積層、パターン形成する。そしてn+アモルファスシリコン(n+−α−Si)、チタン(Ti)、アルミニウム(Al)の3層を連続堆積させ、一括パターン形成を行い、信号配線7、画素電極8と蓄積容量部9を図のように形成した。ここでn+アモルファスシリコン(n+−α−Si)は半導体層5と信号配線7、画素電極8とのオーミックコンタクトをとるために、チタン(Ti)はアルミニウム(Al)がアモルファスシリコン(α−Si)の半導体層5に拡散するのを防止するために設けられた。さらにTFT保護膜として窒化シリコン(SiNx)の第3絶縁体層10を積層させる。
Next, the manufacturing process will be described.
Aluminum (Al) is laminated on the glass substrate 1, and the scanning wiring 2 and the common electrode 3 are simultaneously patterned by photolithography. A first insulator layer 4 of silicon nitride (SiNx) serving as a gate insulating film of the TFT is laminated on the scanning wiring 2 and the common electrode 3. Further, an amorphous silicon (α-Si) semiconductor layer 5 that controls the switching function of the TFT is laminated on the first insulator layer 4. Thereafter, a second insulator layer 6 of silicon nitride (SiNx) is laminated and patterned as a channel protective film of the TFT. Then, three layers of n + amorphous silicon (n + -α-Si), titanium (Ti), and aluminum (Al) are continuously deposited to form a collective pattern, and the signal wiring 7, the pixel electrode 8, and the storage capacitor portion 9 are shown in FIG. Formed as follows. Here, since n + amorphous silicon (n + -α-Si) is in ohmic contact with the semiconductor layer 5, the signal wiring 7, and the pixel electrode 8, titanium (Ti) is made of aluminum (Al) and amorphous silicon (α-Si). It was provided to prevent diffusion into the semiconductor layer 5. Further, a third insulator layer 10 of silicon nitride (SiNx) is laminated as a TFT protective film.

以上のように構成されたアレイ基板12と対向基板13とに配向膜を塗布し、ラビング処理を行う。そしてアレイ基板12と対向基板13とを一定のギャップを隔てて貼り合わせ、その間には液晶を注入し、液晶層14を形成する。対向基板13には走査配線2と信号配線7に対応する位置に遮光膜15が存在するが、共通電極3と画素電極8に対応する位置に遮光膜15が存在しない。   An alignment film is applied to the array substrate 12 and the counter substrate 13 configured as described above, and a rubbing process is performed. Then, the array substrate 12 and the counter substrate 13 are bonded to each other with a certain gap, and liquid crystal is injected between them to form a liquid crystal layer 14. On the counter substrate 13, the light shielding film 15 exists at a position corresponding to the scanning wiring 2 and the signal wiring 7, but the light shielding film 15 does not exist at a position corresponding to the common electrode 3 and the pixel electrode 8.

しかしながら、上記構成では信号配線7と画素電極8との膜厚が同じである。信号配線7は断線不良に裕度を持たせるためや、配線抵抗を小さくするために膜厚を厚くする必要性がある。したがって画素電極8の膜厚も厚くなり、画素電極8の近傍ではラビング処理が行われない。そのためパネル表示では、その部分で非配向光抜けが起こり、コントラストが低下してしまう。また画素電極8の最表面が反射率の高いアルミニウム(Al)で形成されているため、パネル外光を反射してしまい、さらにコントラストが低下する問題も起こる。   However, in the above configuration, the signal wiring 7 and the pixel electrode 8 have the same film thickness. It is necessary to increase the film thickness of the signal wiring 7 in order to allow a tolerance for disconnection failure and to reduce the wiring resistance. Therefore, the film thickness of the pixel electrode 8 is also increased, and the rubbing process is not performed in the vicinity of the pixel electrode 8. For this reason, in the panel display, non-aligned light leakage occurs at that portion, and the contrast is lowered. In addition, since the outermost surface of the pixel electrode 8 is made of aluminum (Al) having a high reflectance, light outside the panel is reflected, and there is a problem that the contrast is further lowered.

本発明のアクティブマトリクス型液晶表示装置は、マトリクス状に配置された複数の信号配線及び走査配線と、前記信号配線と走査配線との各交差点に設けられた一つ以上のスイッチング素子と、前記スイッチング素子に接続された画素電極と、前記画素電極と咬合して形成された共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板との間に挟持された液晶層とを具備し、前記液晶層に、前記アレイ基板に対してほぼ平行な方向の電界が印加されるアクティブマトリクス型液晶表示装置であって、前記信号配線は複数層から成り、前記画素電極が、前記信号配線を構成する導電性材料の一部を構成要素として含むとともに、前記画素電極が前記複数層の最上層を除いた層から形成されることを特徴とする。 The active matrix liquid crystal display device of the present invention includes a plurality of signal lines and scanning lines arranged in a matrix, one or more switching elements provided at each intersection of the signal lines and the scanning lines, and the switching An array substrate having a pixel electrode connected to an element; a common electrode formed by meshing with the pixel electrode; a counter substrate disposed opposite to the array substrate; the array substrate and the counter substrate; An active matrix liquid crystal display device in which an electric field in a direction substantially parallel to the array substrate is applied to the liquid crystal layer , wherein the signal wiring has a plurality of layers. from made, the pixel electrode, together with includes a part of the conductive material constituting the signal wiring as a component, a layer the pixel electrode excluding the uppermost layer of the plurality of layers Characterized in that it is made.

この本発明によると、画素電極を薄くすることができ、ラッピング処理が可能となり、画素電極近郷における非配向光抜けの発生を抑制することができるAccording to the present invention, the pixel electrode can be thinned, lapping can be performed, and occurrence of non-aligned light leakage in the vicinity of the pixel electrode can be suppressed .

本発明のアクティブマトリクス型液晶表示装置は、広い視角で良好な多階調表示を実現できるIPS方式の液晶表示装置において、画素電極の膜厚を薄くするという簡易な構成によって、断線不良に対する裕度を小さくしたり、また配線抵抗を大きくしたりすることなく、画素電極の近傍の非配向光抜けを防止でき、またパネル外光の反射を抑えることができ、コントラストの高い画像を得ることができる。 Active matrix liquid crystal display device of the present invention, in the IPS mode liquid crystal display device can achieve good multi-tone display with a wide viewing angle, the simple configuration of reducing the thickness of the pixel electrode, tolerance for bad break Can reduce non-aligned light leakage in the vicinity of the pixel electrode, and can suppress reflection of light outside the panel without increasing the wiring resistance or increasing the wiring resistance, and a high-contrast image can be obtained. .

本発明のアクティブマトリクス型液晶表示装置は、マトリクス状に配置された複数の信号配線及び走査配線と、前記信号配線と走査配線との各交差点に設けられた一つ以上のスイッチング素子と、前記スイッチング素子に接続された画素電極と、前記画素電極と咬合して形成された共通電極とを有するアレイ基板と、前記アレイ基板に対向して配置された対向基板と、前記アレイ基板と前記対向基板との間に挟持された液晶層とを具備し、前記液晶層に、前記アレイ基板に対してほぼ平行な方向の電界が印加されるアクティブマトリクス型液晶表示装置であって、前記信号配線は複数層から成り、前記画素電極が、前記信号配線を構成する導電性材料の一部を構成要素として含むとともに、前記画素電極が前記複数層の最上層を除いた層から形成されることにより、ラッピング処理が可能となり、画素電極を薄くすることができるため、画素電極近郷における非配向光抜けの発生を抑制することができ、高いコントラストの画面が得られる。 The active matrix liquid crystal display device of the present invention includes a plurality of signal lines and scanning lines arranged in a matrix, one or more switching elements provided at each intersection of the signal lines and the scanning lines, and the switching An array substrate having a pixel electrode connected to the element; a common electrode formed by meshing with the pixel electrode; a counter substrate disposed opposite to the array substrate; the array substrate and the counter substrate; An active matrix liquid crystal display device in which an electric field in a direction substantially parallel to the array substrate is applied to the liquid crystal layer , wherein the signal wiring has a plurality of layers. from made, the pixel electrode, together with includes a part of the conductive material constituting the signal wiring as a component, a layer the pixel electrode excluding the uppermost layer of the plurality of layers By being made, it enables lapping process, since it is possible to reduce the pixel electrode, it is possible to suppress the occurrence of omission unoriented light in the pixel electrode neighboring districts, screen high contrast can be obtained.

また、前記画素電極の最上層は前記信号配線の最上層とは異なる導電性材料で形成されることが好ましく、さらに、前記画素電極の最上層がアルミニウムより反射率の小さい導電性材料で形成されるか、前記画素電極が透明導電性材料で形成されることにより、パネル外光の反射が抑えられ、より高いコントラストの画面が得られる。 Further, the uppermost layer of the pixel electrode is preferably formed of a different conductive material than the top layer of the signal lines, further, the top layer of the pixel electrode is formed by small conductive reflective material than aluminum Luke, by the pixel electrode is formed of a transparent conductive material, the reflection of the panel outside light is suppressed, higher contrast screen is obtained.

以下、本発明のアクティブマトリクス型液晶表示装置を各実施の形態に基づいて説明する。
(実施の形態1)
図1(a)は本発明の(実施の形態1)におけるアレイ基板の画素部の平面構成を概略的に示し、図1(b)は図1(a)図の一点鎖線での液晶表示装置の断面構成の概略断面図を示す。
Hereinafter, the active matrix type liquid crystal display device of the present invention will be described based on each embodiment.
(Embodiment 1)
FIG. 1A schematically shows a planar configuration of a pixel portion of an array substrate in (Embodiment 1) of the present invention, and FIG. 1B is a liquid crystal display device taken along a dashed line in FIG. The schematic sectional drawing of this sectional structure is shown.

図1に示すガラスアレイ基板1には、複数の走査配線2および信号配線7が直交するように形成され、走査配線2と信号配線7の各交差点に対応してスイッチング素子であるTFT11が設けられる。隣接する2つの走査配線2と隣接する2つの信号配線7に囲まれる1画素において、複数、例えば2つの画素電極8が信号配線7に略平行に形成されている。   In the glass array substrate 1 shown in FIG. 1, a plurality of scanning wirings 2 and signal wirings 7 are formed so as to be orthogonal to each other, and TFTs 11 serving as switching elements are provided corresponding to the intersections of the scanning wirings 2 and the signal wirings 7. . In one pixel surrounded by two adjacent scanning lines 2 and two adjacent signal lines 7, a plurality of, for example, two pixel electrodes 8 are formed substantially parallel to the signal line 7.

信号配線7と画素電極8の間および隣接する画素電極8の間には、複数、例えば3つの共通電極3が櫛形状に形成され、かつ画素電極8と咬合している。蓄積容量部9は画素電極8の間で、かつ走査配線2の上部に形成されている。   A plurality of, for example, three common electrodes 3 are formed in a comb shape between the signal wiring 7 and the pixel electrode 8 and between the adjacent pixel electrodes 8, and are engaged with the pixel electrode 8. The storage capacitor portion 9 is formed between the pixel electrodes 8 and above the scanning wiring 2.

製作工程は以下の通りである。
走査配線2としてアルミニウムを用いて、フォトリソグラフィ法によってガラス基板1の上に図のようにそれぞれ所定の間隔を隔てて、略平行にパターン形成されている。それと同時に、隣接する2つの走査配線2の間に互いに略平行な共通電極3がパターン形成されている。
The manufacturing process is as follows.
Aluminum is used as the scanning wiring 2 and a pattern is formed on the glass substrate 1 by a photolithography method in a substantially parallel manner with a predetermined interval as shown in the figure. At the same time, a common electrode 3 that is substantially parallel to each other is patterned between two adjacent scanning lines 2.

なお、走査配線2と共通電極3の膜厚は150nmであり、材料はアルミニウムに限定せず、クロム(Cr)、アルミニウムを主成分とする金属など導電性単層膜または多層膜を用いてもよい。   The film thickness of the scanning wiring 2 and the common electrode 3 is 150 nm, and the material is not limited to aluminum, and a conductive single layer film or a multilayer film such as chromium (Cr) or a metal mainly composed of aluminum may be used. Good.

走査配線2、共通電極3の上には、スイッチング素子として機能するTFT11のゲート絶縁膜として働く、例えば窒化シリコン(SiNx)などの第1絶縁体層4が積層されている。さらに、第1絶縁体層4の上にはTFTのスイッチ機能を司る、例えばアモルファスシリコン(α−Si)の半導体層5を積層させる。その後、TFTのチャンネル保護膜として窒化シリコン(SiNx)の第2絶縁体層6を積層、パターン形成する。そしてn+アモルファスシリコン(n+−α−Si)、チタン(Ti)の2層を連続堆積させ、ドライエッチングによって一括パターン形成を行い、画素電極8と蓄積容量部9を図のように形成した。相互に隣接する2つの共通電極3の間に、共通電極3と略平行となるように画素電極8が形成されている。ここでチタン(Ti)の膜厚は100nmとした。   On the scanning wiring 2 and the common electrode 3, a first insulator layer 4 made of, for example, silicon nitride (SiNx), which functions as a gate insulating film of the TFT 11 functioning as a switching element, is laminated. Further, on the first insulator layer 4, for example, a semiconductor layer 5 made of amorphous silicon (α-Si) that controls the switching function of the TFT is laminated. Thereafter, a second insulator layer 6 of silicon nitride (SiNx) is laminated and patterned as a channel protective film of the TFT. Then, two layers of n + amorphous silicon (n + -α-Si) and titanium (Ti) were continuously deposited, and a collective pattern was formed by dry etching to form the pixel electrode 8 and the storage capacitor portion 9 as shown in the figure. A pixel electrode 8 is formed between two adjacent common electrodes 3 so as to be substantially parallel to the common electrode 3. Here, the film thickness of titanium (Ti) was 100 nm.

さらに、アルミニウム(Al)を300nm堆積させ、これを用いて信号配線7が走査配線2に対して略直交し、かつ、それぞれ略平行になるようにウエットエッチングによってパターン形成された。   Further, 300 nm of aluminum (Al) was deposited, and using this, a pattern was formed by wet etching so that the signal wiring 7 was substantially orthogonal to the scanning wiring 2 and substantially parallel to each other.

第1絶縁体層4と半導体層5を挟んで走査配線2の上には、2つの画素電極8を接続するように蓄積容量部9がオーバーラップして形成された。この蓄積容量部9は画素に供給された電圧を保持するために設けられたものである。そして保護膜として、例えば窒化シリコン(SiNx)などの第3絶縁体層10が積層された。   On the scanning wiring 2 with the first insulator layer 4 and the semiconductor layer 5 interposed therebetween, the storage capacitor portion 9 is formed so as to overlap the two pixel electrodes 8. The storage capacitor unit 9 is provided to hold a voltage supplied to the pixel. As a protective film, a third insulator layer 10 such as silicon nitride (SiNx) was laminated.

以上のように構成されたアレイ基板12と対向基板13とに配向膜を塗布し、ラビング処理を行った。そしてアレイ基板12と対向基板13とを3μmのギャップを隔てて貼り合わせ、その間には液晶を注入し、液晶層14を形成した。このように画素電極8の膜厚が信号配線7より200nm薄くなり、画素電極8の近傍でもラビング処理が可能となるとともに、アルミニウムより反射率の低いチタンで画素電極8が形成される構成となる。この液晶表示装置の点灯画像検査を行ったところ、画素電極8の近傍に非配向光抜けも無く、コントラストの高い画像が得られることが確認された。   An alignment film was applied to the array substrate 12 and the counter substrate 13 configured as described above, and a rubbing process was performed. The array substrate 12 and the counter substrate 13 were bonded to each other with a gap of 3 μm, and liquid crystal was injected between them to form a liquid crystal layer 14. In this way, the film thickness of the pixel electrode 8 is 200 nm thinner than the signal wiring 7, and the rubbing process can be performed in the vicinity of the pixel electrode 8, and the pixel electrode 8 is formed of titanium having a reflectance lower than that of aluminum. . When a lighting image inspection of this liquid crystal display device was performed, it was confirmed that an image with high contrast was obtained without any non-oriented light missing in the vicinity of the pixel electrode 8.

なお、画素電極8の膜厚は30〜200nmの範囲で良く、また材料はチタン以外のタンタル(Ta)、クロム(Cr)、モリブデン(Mo)などのアルミニウムより反射率の低い導電性材料でもよく、または透明導電性材料のインジウム−錫酸化物(ITO)でもかまわない。   The film thickness of the pixel electrode 8 may be in the range of 30 to 200 nm, and the material may be a conductive material having a lower reflectance than aluminum such as tantalum (Ta), chromium (Cr), molybdenum (Mo) other than titanium. Alternatively, indium tin oxide (ITO), which is a transparent conductive material, may be used.

また、本構成は共通電極3が信号配線7と同じ層に形成される場合においても、画素電極8に関する事項を共通電極3に当てはめることで有効である。
(実施の形態2)
図2(a)は本発明の(実施の形態2)におけるアレイ基板の画素部の平面構成を概略的に示し、図2(b)は図2(a)図の一点鎖線での液晶表示装置の断面構成の概略断面図を示す。上記第1の実施の形態の場合と共通する部分についてはその説明を省略し、異なる部分について述べる。
In addition, this configuration is effective by applying the matters related to the pixel electrode 8 to the common electrode 3 even when the common electrode 3 is formed in the same layer as the signal wiring 7.
(Embodiment 2)
FIG. 2A schematically shows a planar configuration of a pixel portion of the array substrate according to (Embodiment 2) of the present invention, and FIG. 2B is a liquid crystal display device taken along one-dot chain line in FIG. The schematic sectional drawing of this sectional structure is shown. Descriptions of parts common to those in the first embodiment are omitted, and different parts are described.

(実施の形態2)は、第2絶縁体層6のパターン形成後、n+アモルファスシリコン(n+−α−Si)、チタン(Ti)の2層を連続堆積させ、ドライエッチングによって一括パターン形成を行い、画素電極8、蓄積容量部9および信号配線部を図のように形成した。   In the second embodiment, after the pattern formation of the second insulator layer 6, two layers of n + amorphous silicon (n + -α-Si) and titanium (Ti) are continuously deposited, and a batch pattern formation is performed by dry etching. The pixel electrode 8, the storage capacitor portion 9, and the signal wiring portion were formed as shown in the figure.

さらに、アルミニウム(Al)を堆積させ、チタン(Ti)で形成した前記の信号配線部に重畳するように、ウエットエッチングによって信号配線7を形成した。この信号配線7をチタン/アルミニウム(Ti/Al)の2層にする構成により、(実施の形態1)と比較して、信号配線7の断線不良に対する裕度をより大きくすることができ、また配線抵抗をより小さくすることができる。この液晶表示装置の点灯画像検査を行ったところ、画素電極8の近傍に非配向光抜けも無く、コントラストの高い画像が得られることが確認された。   Further, aluminum (Al) was deposited, and the signal wiring 7 was formed by wet etching so as to overlap the signal wiring portion formed of titanium (Ti). By configuring the signal wiring 7 to have two layers of titanium / aluminum (Ti / Al), it is possible to further increase the tolerance for the disconnection failure of the signal wiring 7 as compared with the first embodiment. The wiring resistance can be further reduced. When a lighting image inspection of this liquid crystal display device was performed, it was confirmed that an image with high contrast was obtained without any non-oriented light missing in the vicinity of the pixel electrode 8.

本発明の(実施の形態1)のアクティブマトリクス液晶表示装置におけるアレイ基板の画素部の平面構成を概略的に示す平面図と断面図である。FIG. 2 is a plan view and a cross-sectional view schematically showing a planar configuration of a pixel portion of an array substrate in the active matrix liquid crystal display device of Embodiment 1 of the present invention. 本発明の(実施の形態2)のアクティブマトリクス液晶表示装置におけるアレイ基板の画素部の平面構成を概略的に示す平面図と断面図である。FIG. 6 is a plan view and a cross-sectional view schematically showing a planar configuration of a pixel portion of an array substrate in an active matrix liquid crystal display device according to (Embodiment 2) of the present invention. 従来のアクティブマトリクス液晶表示装置におけるアレイ基板の画素部の平面構成を概略的に示す平面図と断面図である。It is the top view and sectional drawing which show schematically the planar structure of the pixel part of the array substrate in the conventional active matrix liquid crystal display device.

符号の説明Explanation of symbols

1 ガラス基板
2 走査配線
3 共通電極
4 第1絶縁体層
5 半導体層
6 第2絶縁体層
7 信号配線
8 画素電極
9 蓄積容量部
10 第3絶縁体層
11 TFT
12 アレイ基板
13 対向基板
14 液晶層
15 遮光膜
DESCRIPTION OF SYMBOLS 1 Glass substrate 2 Scanning wiring 3 Common electrode 4 1st insulator layer 5 Semiconductor layer 6 2nd insulator layer 7 Signal wiring 8 Pixel electrode 9 Storage capacity | capacitance part 10 3rd insulator layer 11 TFT
12 array substrate 13 counter substrate 14 liquid crystal layer 15 light shielding film

Claims (3)

マトリクス状に配置された複数の信号配線及び走査配線と、前記信号配線と走査配線との各交差点に設けられた一つ以上のスイッチング素子と、前記スイッチング素子に接続された画素電極と、前記画素電極と咬合して形成された共通電極とを有するアレイ基板と、
前記アレイ基板に対向して配置された対向基板と、
前記アレイ基板と前記対向基板との間に挟持された液晶層とを具備し、
前記液晶層に、前記アレイ基板に対してほぼ平行な方向の電界が印加されるアクティブマトリクス型液晶表示装置であって、
前記信号配線は複数層から成り、
前記画素電極が、前記信号配線を構成する導電性材料の一部を構成要素として含むとともに、前記画素電極が前記複数層の最上層を除いた層から形成されること
を特徴とするアクティブマトリクス型液晶表示装置。
A plurality of signal wirings and scanning wirings arranged in a matrix, one or more switching elements provided at each intersection of the signal wirings and the scanning wirings, a pixel electrode connected to the switching elements, and the pixels An array substrate having a common electrode formed by occlusion with the electrode;
A counter substrate disposed to face the array substrate;
A liquid crystal layer sandwiched between the array substrate and the counter substrate;
An active matrix liquid crystal display device in which an electric field in a direction substantially parallel to the array substrate is applied to the liquid crystal layer,
The signal wiring is composed of a plurality of layers,
The pixel electrode includes a part of a conductive material constituting the signal wiring as a constituent element , and the pixel electrode is formed from a layer excluding the uppermost layer of the plurality of layers. Liquid crystal display device.
前記画素電極の最上層は前記信号配線の最上層とは異なる導電性材料で形成されること
を特徴とする請求項1記載のアクティブマトリクス型液晶表示装置。
2. The active matrix liquid crystal display device according to claim 1, wherein the uppermost layer of the pixel electrode is made of a conductive material different from that of the uppermost layer of the signal wiring.
前記画素電極の最上層がアルミニウムより反射率の小さい導電性材料で形成されるか、前記画素電極が透明導電性材料で形成されること
を特徴とする請求項1または請求項2記載のアクティブマトリクス型液晶表示装置。
Wherein either the top layer of the pixel electrode is formed by small conductive material reflectance than aluminum, an active matrix of claim 1 or claim 2, wherein said pixel electrode, characterized in that it is formed of a transparent conductive material Type liquid crystal display device.
JP2004347926A 2004-12-01 2004-12-01 Active matrix liquid crystal display device Expired - Fee Related JP4215708B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004347926A JP4215708B2 (en) 2004-12-01 2004-12-01 Active matrix liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004347926A JP4215708B2 (en) 2004-12-01 2004-12-01 Active matrix liquid crystal display device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP6713397A Division JP4036498B2 (en) 1997-03-21 1997-03-21 Active matrix liquid crystal display device

Publications (2)

Publication Number Publication Date
JP2005099855A JP2005099855A (en) 2005-04-14
JP4215708B2 true JP4215708B2 (en) 2009-01-28

Family

ID=34464418

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004347926A Expired - Fee Related JP4215708B2 (en) 2004-12-01 2004-12-01 Active matrix liquid crystal display device

Country Status (1)

Country Link
JP (1) JP4215708B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4858820B2 (en) * 2006-03-20 2012-01-18 日本電気株式会社 Active matrix substrate, liquid crystal display device and manufacturing method thereof
CN101930139B (en) * 2009-06-25 2015-01-07 群创光电股份有限公司 Pixel array substrate, liquid crystal display device and driving method thereof

Also Published As

Publication number Publication date
JP2005099855A (en) 2005-04-14

Similar Documents

Publication Publication Date Title
US7714966B2 (en) Liquid crystal display with common electrode having cross shaped alignment members
US7924385B2 (en) Wide viewing angle liquid crystal display comprising at least one floating electrode in locations directly facing a corresponding one or more pixel electrodes thereby inducing an electric field in the liquid crystal layer
US8964153B2 (en) In-plane switching mode liquid crystal display device and fabricating method thereof
JP4308128B2 (en) Thin film transistor array substrate and manufacturing method thereof
JP5764665B2 (en) Thin film transistor array substrate and liquid crystal display device
JP4036498B2 (en) Active matrix liquid crystal display device
JP4813550B2 (en) Display device
US8149345B2 (en) Transflective liquid crystal display device
US8330920B2 (en) Fringe field switching liquid crystal display comprising a pixel electrode having finger portions that form first and second electrode angles
JP2007206557A (en) Liquid crystal display device
US7532293B2 (en) In plane switching LCD with alternating common and pixel electrodes having polygonal lattice shapes
US20010013916A1 (en) In-plane switching LCD panel
JP2009116058A (en) Liquid crystal device and electronic apparatus
JPH10333180A (en) Liquid crystal display device
JP2007293154A (en) Liquid crystal display device
JPH0954341A (en) Active matrix type liquid crystal display element
JP4875702B2 (en) Transflective liquid crystal display device and manufacturing method thereof
JP2004258366A (en) Electrooptical device, manufacturing method of electrooptical device and electronic device
JPH09230378A (en) Liquid crystal display device and its manufacture
JP4215708B2 (en) Active matrix liquid crystal display device
JP3164987B2 (en) Active matrix type liquid crystal display
JP2007183299A (en) Liquid crystal display device
JP3429411B2 (en) Active matrix type liquid crystal display
EP1956420A1 (en) Liquid crystal device and electronic apparatus
JP3759426B2 (en) Liquid crystal display element

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070207

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070410

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070611

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071106

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071228

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080430

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080513

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080603

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20080711

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081007

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081104

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111114

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121114

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131114

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131114

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20141114

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees