JP3620636B2 - Selection method of multilayer ceramic capacitors - Google Patents
Selection method of multilayer ceramic capacitors Download PDFInfo
- Publication number
- JP3620636B2 JP3620636B2 JP33362198A JP33362198A JP3620636B2 JP 3620636 B2 JP3620636 B2 JP 3620636B2 JP 33362198 A JP33362198 A JP 33362198A JP 33362198 A JP33362198 A JP 33362198A JP 3620636 B2 JP3620636 B2 JP 3620636B2
- Authority
- JP
- Japan
- Prior art keywords
- insulation resistance
- multilayer ceramic
- burn
- ceramic capacitor
- resistance measurement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
- G01R31/58—Testing of lines, cables or conductors
- G01R31/59—Testing of lines, cables or conductors while the cable continuously passes the testing apparatus, e.g. during manufacture
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Resistance Or Impedance (AREA)
- Testing Electric Properties And Detecting Electric Faults (AREA)
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
Description
【０００１】
【発明の属する技術分野】
この発明は、積層セラミックコンデンサの選別方法に関するもので、特に、選別工程の能率化および選別結果の信頼性の向上を図るための改良に関するものである。
【０００２】
【従来の技術】
積層セラミックコンデンサは、その製造工程の途中で、セラミック誘電体中に、異物が混入したり、凝集物が生成されたりすると、焼成後のセラミック誘電体において空隙などの欠陥が生じるという問題に遭遇することがある。この欠陥は、積層セラミックコンデンサの絶縁抵抗の劣化をもたらすものであるので、少なくとも出荷前の段階で、このような欠陥を備える製品を選別し除去しなければならない。
【０００３】
上述のように欠陥品を選別し除去するため、通常、積層セラミックコンデンサの製造工程中において、所定の条件を付与しながら積層セラミックコンデンサの絶縁抵抗を測定することが行なわれている。
【０００４】
しかしながら、上述したような絶縁抵抗を測定して欠陥の有無を判定する方法は、あくまでも欠陥の有無を間接的に検出しようとするものである。そのため、欠陥が微小である場合には、絶縁抵抗の評価という間接的な方法では、これを検出できないことがある。なお、ある意味では、絶縁抵抗の評価によっては検出できない、言い換えると、絶縁抵抗が正常値であるかのような程度の微小な欠陥は、これが存在していても、実用上問題とならないと言うこともできる。
【０００５】
しかしながら、上述のように、実用上問題とならない微小な欠陥であっても、積層セラミックコンデンサの誘電体の薄層化が進むと、長期の使用において絶縁抵抗が劣化し、欠陥による不良が顕在化する可能性もある。そのため、このように誘電体の薄層化が進むにつれて、より高い信頼性をもって欠陥を検出できるような選別方法の実現が望まれる。
【０００６】
現在、長期にわたって高い信頼性が要求される積層セラミックコンデンサの用途として、たとえば、軍用、宇宙用、自動車用等があり、これらの用途に向けられる積層セラミックコンデンサにあっては、その選別結果に対して高い信頼性が要求される。これに関連して、高い信頼性をもって、不良品の除去や品質の確認を行なえる方法として、以下のようなアメリカの軍用規格が知られている。
【０００７】
（１）「ＭＩＬ−ＳＴＤ３９０１４ ４．７２項 電圧コンディショニング」… コンデンサの最高使用温度において定格で規定される電圧の２倍の電圧を９６時間印加し、欠陥を顕在化させ、その後の絶縁抵抗を常温で測定し、この絶縁抵抗の劣化により不良を検出する。バーンインの１種である。
【０００８】
（２）「ＭＩＬ−ＳＴＤ５５６８１Ｃ ３．８項 絶縁抵抗 ｂ．ａｔ １２５℃」 … １２５℃において定格電圧で絶縁抵抗を測定し、規定以上の抵抗値であることを確認する。
【０００９】
【発明が解決しようとする課題】
しかしながら、上述したアメリカの軍用規格による不良検出方法には、いずれも、解決されるべき問題がある。
【００１０】
まず、上記（１）の方法によれば、コンデンサに及ぼされる条件が過酷であるので、信頼性の高い評価結果が得られるが、このような評価結果を得るために、少なくとも９６時間必要であり、能率的ではない。そのため、多数の積層セラミックコンデンサについて、全数評価しなければならない場合には、実用的ではない。
【００１１】
次に、上記（２）の方法によれば、比較的短時間で評価を完了することができるが、評価結果の信頼性については、上記（１）の方法に比べると、満足されるものではない。
【００１２】
そこで、この発明の目的は、能率的であり、しかも信頼性の高い選別結果を得ることができる、積層セラミックコンデンサの選別方法を提供しようとすることである。
【００１３】
【課題を解決するための手段】
この発明は、簡単に言えば、アメリカの軍用規格である上記（１）のような方法と上記（２）のような方法との双方を実施することによって、上述した技術的課題を解決しようとするものである。
【００１４】
より詳細には、この発明に係る積層セラミックコンデンサの選別方法は、選別されるべき積層セラミックコンデンサに内在する欠陥を顕在化させるため、当該積層セラミックコンデンサに対して定格電圧の２倍以上の電圧を最高使用温度にて印加する、バーンイン工程を実施し、同じ積層セラミックコンデンサに対して定格電圧以上であってバーンイン工程で印加される電圧より低い電圧を７０℃以上の温度にて印加しながら絶縁抵抗を測定する、高温絶縁抵抗測定工程を上記バーンイン工程より後に実施することによって、絶縁抵抗の異常な積層セラミックコンデンサを除去するようにしたことを第１の特徴としている。
【００１６】
この場合、バーンイン工程と高温絶縁抵抗測定工程との間に、絶縁抵抗を測定することなく高温絶縁抵抗測定工程が実施されても、あるいは、バーンイン工程の後であって、高温絶縁抵抗測定工程の前に、積層セラミックコンデンサに対して定格電圧を印加しながら絶縁抵抗を測定する工程をさらに備えていてもよい。
【００１７】
また、この発明において、好ましくは、バーンイン工程と高温絶縁抵抗測定工程とが連続した工程として実施される。
【００１８】
また、この発明は、バーンイン工程において積層セラミックコンデンサに印加される電圧の印加方向と高温絶縁抵抗測定工程において積層セラミックコンデンサに印加される電圧の印加方向とを互いに一致させることを第２の特徴としている。
【００１９】
【実施例】
以下に、この発明を、特定的な実施例に関連して説明するとともに、この発明の効果を明確にするために実施した比較例についても併せて説明する。
【００２０】
まず、試料となる積層セラミックコンデンサとして、３．２ｍｍ×１．６ｍｍ×１．６ｍｍの寸法を有し、静電容量が４．７μＦ、定格電圧が１０Ｖのものを用意した。なお、この発明の実施例と比較例との比較評価をより容易にするため、試料として、セラミック誘電体部分に多数の空隙が存在するロットを選択した。
【００２１】
次に、これら試料を、各々５０個の試料からなる４つのグループに分け、これら第１、第２、第３および第４のグループに対して、表１の工程番号１、２、３および４で示した工程をそれぞれ実施した。
【００２２】
【表１】
【００２３】
これらバーンイン工程および絶縁抵抗測定工程の各条件からわかるように、工程番号１の場合には、バーンイン工程および絶縁抵抗測定工程の双方を実施したが、絶縁抵抗測定工程では、２５℃の温度（すなわち常温）しか付与されなかったので、この発明の比較例である。
【００２４】
また、工程番号２の場合には、絶縁抵抗測定工程において８５℃の温度が付与されたので、この明細書で言う高温絶縁抵抗測定工程に相当するが、バーンイン工程が実施されなかったため、この発明の比較例である。
【００２５】
これらに対して、工程番号３および４の場合には、バーンイン工程および絶縁抵抗測定工程の双方が実施されるとともに、絶縁抵抗測定工程において、８５℃の温度が付与されたので、当該絶縁抵抗測定工程は、この明細書で言う高温絶縁抵抗測定工程に相当し、この発明の実施例である。
【００２６】
また、表１の「電圧印加方向」の欄に記載された「一致」は、バーンイン工程において各試料に印加される電圧の印加方向と絶縁抵抗測定工程において各試料に印加される電圧の印加方向とを互いに一致させたことを示しており、他方、「不一致」は、バーンイン工程での電圧の印加方向と絶縁抵抗測定工程での電圧の印加方向とを互いに一致させなかったことを示している。なお、後者の「不一致」は、より正確に言えば、電圧の印加方向を意識的には互いに一致させなかったことを意味しており、したがって、電圧の印加方向が、偶然、互いに一致していることもあり得る。
【００２７】
また、工程番号１、３および４のように、バーンイン工程および絶縁抵抗測定工程の双方を実施したものにおいては、まず、バーンイン工程を実施した後に、絶縁抵抗測定工程を実施した。
【００２８】
このように、絶縁抵抗測定工程において各試料の絶縁抵抗を測定した後、その測定結果に基づいて選別を行なった。すなわち、この絶縁抵抗が正常な抵抗値分布から外れたものを除去した。
【００２９】
表１において、「選別時不良率」は、上述のように、選別時に不良と判定された試料の比率、言い換えると、除去された試料の比率を示している。より詳細には、５０個の試料のうち、工程番号１のものでは、３個の試料を除去し、工程番号２のものでは、１個の試料を除去し、工程番号３のものでは５個の試料を除去し、工程番号４のものでは３個の試料を除去した。
【００３０】
したがって、これら除去の後に残された試料は、工程番号１〜４のそれぞれにおいて、良品と判定されたものである。
【００３１】
なお、これら除去工程において除去された試料数の数が多いほど、判定の信頼性がより高いものと一応推定できるが、工程番号１〜４の各々に供された試料は互いに異なることから、除去された試料数は、必ずしも、判定の信頼性を反映するものではない。
【００３２】
この判定の信頼性を評価するため、さらに、１２５℃で２０Ｖの電圧を各試料に対して２０００時間印加し続ける長期信頼性試験を実施した。そして、その後の絶縁抵抗を、常温で定格電圧１０Ｖを印加しながら測定し、正常品の抵抗値分布から外れたものを、この信頼性試験における不良品とした。表１の「信頼性試験不良率」は、この信頼性試験で不良品とされた試料の比率を示している。
【００３３】
「信頼性試験不良率」からわかるように、この発明の実施例に相当する工程番号３および４による選別において、高い信頼性を確認することができる。
【００３４】
特に、バーンイン工程と絶縁抵抗測定工程とにおける電圧の印加方向を互いに一致させた工程番号３によれば、条件が過酷な上述の長期信頼性試験を実施しても、不良品と判定されたものがなく、選別の信頼性が極めて高いことがわかる。他方、バーンイン工程と絶縁抵抗測定工程とにおける電圧の印加方向とを互いに一致させなかった工程番号４では、長期信頼性試験において、１個の不良品が見出され、このことから、電圧印加方向が不一致の場合には、不良品を正確に選別できない場合があることを確認できる。
【００３５】
以上のように、この発明を、上述した実施例に関連して説明したが、この発明の範囲内において、その他、種々の変形例が可能である。
【００３６】
たとえば、上述した実施例では、バーンイン工程と絶縁抵抗測定工程との間で、絶縁抵抗を測定することなく絶縁抵抗測定工程が実施されたが、バーンイン工程の後であって、絶縁抵抗測定工程の前に、積層セラミックコンデンサに対して、定格電圧を印加しながら絶縁抵抗測定工程を測定する工程がさらに実施されてもよい。
【００３８】
また、上述した実施例では、バーンイン工程と絶縁抵抗測定工程とを連続した工程として実施したが、バーンイン工程と絶縁抵抗測定工程との双方を実施する限り、これらの工程を、連続しない工程、たとえば各々時間的に独立した工程として実施してもよい。
【００３９】
また、バーンイン工程において付与される温度および印加される電圧、高温絶縁抵抗測定工程において付与される温度および印加される電圧、ならびにこれらバーンイン工程および高温絶縁抵抗測定工程の各々を実施する時間については、選別の対象となる積層セラミックコンデンサの種類、あるいは求められる選別の信頼性等に応じて変更することができる。
【００４０】
【発明の効果】
以上のように、この発明によれば、絶縁抵抗の異常な積層セラミックコンデンサを除去するための選別にあたって、バーンイン工程と高温絶縁抵抗測定工程との２つの工程を実施するので、バーンイン工程を、たとえば１〜１０分といった短時間で済ませても、積層セラミックコンデンサに内在する欠陥を顕在化させることができ、そのため、信頼性の高い選別結果を短時間で得ることができる。したがって、多数の積層セラミックコンデンサを能率的に選別することが可能になる。
【００４１】
また、この発明では、バーンイン工程が先に、かつ高温絶縁抵抗測定工程が後に実施されるので、絶縁抵抗を測定するための工程が高温絶縁抵抗測定工程だけで済み、選別の一層の能率化を図ることができる。
【００４２】
なお、バーンイン工程の後であって、高温絶縁抵抗測定工程の前に、積層セラミックコンデンサに対して定格電圧を印加しながら絶縁抵抗を測定する工程を実施するようにすれば、選別の信頼性をより高めることができる。
【００４３】
また、この発明において、バーンイン工程と高温絶縁抵抗測定工程とを連続した工程として実施するようにすれば、選別の一層の能率化に寄与するばかりでなく、前の工程で積層セラミックコンデンサに付与された温度の少なくとも一部を後の工程にまで持ち込むことが可能になるので、積層セラミックコンデンサを加熱するための熱エネルギーの節減を図ることができる。
【００４４】
また、バーンイン工程において積層セラミックコンデンサに印加される電圧の印加方向と高温絶縁抵抗測定工程において積層セラミックコンデンサに印加される電圧の印加方向とを互いに一致させるようにすれば、より高い信頼性を有する選別結果を得ることができる。
【００４５】
なお、前述したように、バーンイン工程と高温絶縁抵抗測定工程とを連続した工程として実施するようにすれば、前の工程での積層セラミックコンデンサの保持姿勢を崩さずに後の工程にまで持ち込むことができるので、各工程で印加される電圧の印加方向を互いに一致させることが容易になる。[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a method for selecting a multilayer ceramic capacitor, and more particularly, to an improvement for improving the efficiency of the selection process and improving the reliability of the selection result.
[0002]
[Prior art]
Multilayer ceramic capacitors encounter the problem that defects such as voids occur in the fired ceramic dielectric when foreign matter is mixed in the ceramic dielectric or aggregates are generated during the manufacturing process. Sometimes. Since this defect causes deterioration of the insulation resistance of the multilayer ceramic capacitor, a product having such a defect must be selected and removed at least at the stage before shipment.
[0003]
In order to select and remove defective products as described above, usually, the insulation resistance of a multilayer ceramic capacitor is measured while applying predetermined conditions during the manufacturing process of the multilayer ceramic capacitor.
[0004]
However, the method for determining the presence or absence of defects by measuring the insulation resistance as described above is intended to indirectly detect the presence or absence of defects. Therefore, when the defect is minute, this may not be detected by an indirect method of evaluating the insulation resistance. In a sense, it cannot be detected depending on the evaluation of the insulation resistance. In other words, a minute defect as if the insulation resistance is a normal value does not cause a practical problem even if it exists. You can also.
[0005]
However, as described above, even with minute defects that do not pose a practical problem, as the dielectric layer of the multilayer ceramic capacitor becomes thinner, the insulation resistance deteriorates over long-term use, and defects due to defects become obvious. There is also a possibility to do. Therefore, it is desired to realize a sorting method that can detect defects with higher reliability as the dielectric layer becomes thinner.
[0006]
Currently, multilayer ceramic capacitors that require high reliability over a long period of time include, for example, military, space, and automotive applications. For multilayer ceramic capacitors intended for these applications, And high reliability is required. In this connection, the following American military standards are known as methods for removing defective products and checking quality with high reliability.
[0007]
(1) “MIL-STD39014 Section 4.72 Voltage Conditioning”: Applying a voltage that is twice the rated voltage at the maximum operating temperature of the capacitor for 96 hours, revealing defects, and then increasing the insulation resistance to room temperature The defect is detected by the deterioration of the insulation resistance. It is a kind of burn-in.
[0008]
(2) “MIL-STD55681C Section 3.8 Insulation Resistance b.at 125 ° C.” Measure the insulation resistance at the rated voltage at 125 ° C. and confirm that the resistance value is higher than specified.
[0009]
[Problems to be solved by the invention]
However, any of the above-described defect detection methods based on the American military standards has a problem to be solved.
[0010]
First, according to the method (1), since the conditions exerted on the capacitor are severe, a highly reliable evaluation result can be obtained, but at least 96 hours are required to obtain such an evaluation result. Not efficient. Therefore, it is not practical when all the multilayer ceramic capacitors must be evaluated.
[0011]
Next, according to the method (2), the evaluation can be completed in a relatively short time. However, the reliability of the evaluation result is not satisfactory as compared with the method (1). Absent.
[0012]
SUMMARY OF THE INVENTION An object of the present invention is to provide a method for selecting a multilayer ceramic capacitor that is efficient and can obtain a highly reliable selection result.
[0013]
[Means for Solving the Problems]
In short, the present invention seeks to solve the above technical problem by implementing both the method (1) and (2), which are American military standards. To do.
[0014]
More specifically, in the method for selecting a multilayer ceramic capacitor according to the present invention, in order to reveal defects inherent in the multilayer ceramic capacitor to be selected, a voltage more than twice the rated voltage is applied to the multilayer ceramic capacitor. Insulation resistance while applying a burn-in process that is applied at the maximum operating temperature and applying a voltage higher than the rated voltage and lower than the voltage applied in the burn-in process to the same multilayer ceramic capacitor at a temperature of 70 ° C. or higher The first feature is that a multilayer ceramic capacitor having an abnormal insulation resistance is removed by performing a high-temperature insulation resistance measurement step after the burn-in step.
[0016]
In this case, even if the high temperature insulation resistance measurement process is performed without measuring the insulation resistance between the burn-in process and the high temperature insulation resistance measurement process, or after the burn-in process, A step of measuring the insulation resistance while applying a rated voltage to the multilayer ceramic capacitor may be further included.
[0017]
In the present invention, preferably, the burn-in process and the high-temperature insulation resistance measurement process are performed as a continuous process.
[0018]
Further, as the present invention, a second feature to match the application direction of the voltage applied to the multilayer ceramic capacitor in the application direction and the high-temperature insulation resistance measurement step of the voltage applied to the multilayer ceramic capacitor in the burn-in step with each other Yes.
[0019]
【Example】
In the following, the present invention will be described in relation to a specific example, and a comparative example implemented to clarify the effect of the present invention will also be described.
[0020]
First, a multilayer ceramic capacitor serving as a sample was prepared having dimensions of 3.2 mm × 1.6 mm × 1.6 mm, a capacitance of 4.7 μF, and a rated voltage of 10V. In addition, in order to make comparative evaluation between the example of the present invention and the comparative example easier, a lot having a large number of voids in the ceramic dielectric portion was selected as a sample.
[0021]
The samples are then divided into four groups of 50 samples each, and for these first, second, third and fourth groups, step numbers 1, 2, 3 and 4 in Table 1 are used. Each of the steps shown in FIG.
[0022]
[Table 1]
[0023]
As can be seen from these conditions of the burn-in process and the insulation resistance measurement process, in the case of process number 1, both the burn-in process and the insulation resistance measurement process were performed. In the insulation resistance measurement process, a temperature of 25 ° C. (ie, This is a comparative example of the present invention.
[0024]
Further, in the case of the process number 2, since a temperature of 85 ° C. was given in the insulation resistance measurement process, this corresponds to the high temperature insulation resistance measurement process referred to in this specification, but the burn-in process was not performed. It is a comparative example.
[0025]
On the other hand, in the case of process numbers 3 and 4, both the burn-in process and the insulation resistance measurement process are performed, and since a temperature of 85 ° C. is applied in the insulation resistance measurement process, the insulation resistance measurement is performed. The process corresponds to the high temperature insulation resistance measuring process referred to in this specification, and is an embodiment of the present invention.
[0026]
In addition, “coincidence” described in the column of “voltage application direction” in Table 1 indicates that the voltage application direction applied to each sample in the burn-in process and the voltage application direction applied to each sample in the insulation resistance measurement process. On the other hand, “mismatch” indicates that the voltage application direction in the burn-in process and the voltage application direction in the insulation resistance measurement process were not matched with each other. . The latter “mismatch” more precisely means that the voltage application directions are not consciously matched with each other, and therefore the voltage application directions coincide with each other by chance. It is possible that
[0027]
Moreover, in the case where both the burn-in process and the insulation resistance measurement process were performed as in process numbers 1, 3, and 4, first, the insulation resistance measurement process was performed after the burn-in process was performed.
[0028]
Thus, after measuring the insulation resistance of each sample in the insulation resistance measurement step, selection was performed based on the measurement result. That is, the insulation resistance deviating from the normal resistance value distribution was removed.
[0029]
In Table 1, “Selection failure rate” indicates, as described above, the ratio of samples determined to be defective at the time of selection, in other words, the ratio of removed samples. More specifically, of the 50 samples, 3 samples are removed for the process number 1, 1 sample is removed for the process number 2, and 5 samples are obtained for the process number 3. In the case of the process number 4, three samples were removed.
[0030]
Therefore, the samples left after these removals are determined to be non-defective products in each of the process numbers 1 to 4.
[0031]
In addition, although the number of samples removed in these removal steps is larger, it can be presumed that the determination reliability is higher. However, the samples provided for each of the step numbers 1 to 4 are different from each other. The number of samples made does not necessarily reflect the reliability of the determination.
[0032]
In order to evaluate the reliability of this determination, a long-term reliability test was continued in which a voltage of 20 V was continuously applied to each sample for 2000 hours at 125 ° C. Then, the subsequent insulation resistance was measured while applying a rated voltage of 10 V at room temperature, and a product that deviated from the resistance value distribution of a normal product was regarded as a defective product in this reliability test. The “reliability test failure rate” in Table 1 indicates the ratio of samples determined as defective products in this reliability test.
[0033]
As can be seen from the “reliability test failure rate”, high reliability can be confirmed in the sorting by the process numbers 3 and 4 corresponding to the embodiment of the present invention.
[0034]
In particular, according to the process number 3 in which the voltage application directions in the burn-in process and the insulation resistance measurement process are made to coincide with each other, even if the long-term reliability test described above under severe conditions is performed, it is determined as a defective product. It can be seen that the reliability of sorting is extremely high. On the other hand, in the process number 4 in which the voltage application directions in the burn-in process and the insulation resistance measurement process are not matched to each other, one defective product is found in the long-term reliability test. If they do not match, it can be confirmed that the defective product may not be correctly sorted.
[0035]
As described above, the present invention has been described in relation to the above-described embodiments. However, various other modifications are possible within the scope of the present invention.
[0036]
For example, in the above-described embodiment, the insulation resistance measurement process is performed without measuring the insulation resistance between the burn-in process and the insulation resistance measurement process. Prior to the multilayer ceramic capacitor, a step of measuring an insulation resistance measurement step while applying a rated voltage may be further performed.
[0038]
In the above-described embodiments, the burn-in process and the insulation resistance measurement process are performed as a continuous process. However, as long as both the burn-in process and the insulation resistance measurement process are performed, these processes are not performed continuously, for example, You may implement as a process independent in time each.
[0039]
Further, regarding the temperature applied in the burn-in process and the applied voltage, the temperature applied in the high-temperature insulation resistance measurement process and the applied voltage, and the time for performing each of these burn-in process and high-temperature insulation resistance measurement process, It can be changed according to the type of multilayer ceramic capacitor to be selected or the required sorting reliability.
[0040]
【The invention's effect】
As described above, according to the present invention, the two steps of the burn-in process and the high-temperature insulation resistance measurement process are performed in the selection for removing the multilayer ceramic capacitor having an abnormal insulation resistance. Even if it is completed in a short time such as 1 to 10 minutes, the defects inherent in the multilayer ceramic capacitor can be revealed, and therefore a highly reliable sorting result can be obtained in a short time. Therefore, it becomes possible to efficiently select a large number of multilayer ceramic capacitors.
[0041]
Further, in the present invention, the burn-in process is ahead, and so the high temperature insulation resistance measurement step is performed after the step for measuring the insulation resistance is only need high temperature insulation resistance measurement step, to further streamline the screening Can be planned.
[0042]
If the step of measuring the insulation resistance while applying the rated voltage to the multilayer ceramic capacitor is performed after the burn-in step and before the high-temperature insulation resistance measurement step, the reliability of the selection is improved. Can be increased.
[0043]
Further, in the present invention, if the burn-in process and the high-temperature insulation resistance measurement process are carried out as a continuous process, it not only contributes to more efficient sorting, but is also given to the multilayer ceramic capacitor in the previous process. Therefore, at least a part of the heated temperature can be brought to a subsequent process, so that it is possible to save thermal energy for heating the multilayer ceramic capacitor.
[0044]
Further, higher reliability can be achieved if the direction in which the voltage is applied to the multilayer ceramic capacitor in the burn-in process and the direction in which the voltage is applied to the multilayer ceramic capacitor in the high temperature insulation resistance measurement process are made to coincide with each other. A sorting result can be obtained.
[0045]
As mentioned above, if the burn-in process and the high-temperature insulation resistance measurement process are carried out as a continuous process, the holding posture of the multilayer ceramic capacitor in the previous process can be brought to the subsequent process without breaking it. Therefore, it is easy to make the application directions of the voltages applied in each process coincide with each other.
Claims (4)
同じ積層セラミックコンデンサに対して定格電圧以上であって前記バーンイン工程で印加される電圧より低い電圧を７０℃以上の温度にて印加しながら絶縁抵抗を測定する、高温絶縁抵抗測定工程を前記バーンイン工程より後に実施することによって、絶縁抵抗の異常な積層セラミックコンデンサを除去することを特徴とするとともに、
前記バーンイン工程において前記積層セラミックコンデンサに印加される電圧の印加方向と前記高温絶縁抵抗測定工程において前記積層セラミックコンデンサに印加される電圧の印加方向とを互いに一致させることを特徴とする、
積層セラミックコンデンサの選別方法。In order to reveal defects inherent in the multilayer ceramic capacitor to be selected, a burn-in process is performed in which a voltage more than twice the rated voltage is applied to the multilayer ceramic capacitor at the maximum operating temperature,
The high temperature insulation resistance measurement step is a burn-in step in which the insulation resistance is measured while applying a voltage higher than the rated voltage to the same multilayer ceramic capacitor and lower than the voltage applied in the burn-in step at a temperature of 70 ° C. or higher. By carrying out later, it is characterized by removing multilayer ceramic capacitors with abnormal insulation resistance ,
The voltage application direction applied to the multilayer ceramic capacitor in the burn-in step and the voltage application direction applied to the multilayer ceramic capacitor in the high-temperature insulation resistance measurement step are made to coincide with each other,
Selection method for multilayer ceramic capacitors.
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP33362198A JP3620636B2 (en) | 1998-11-25 | 1998-11-25 | Selection method of multilayer ceramic capacitors |
| TW088117767A TW434599B (en) | 1998-11-25 | 1999-10-14 | Sorting method of monolithic ceramic capacitors |
| CNB991218345A CN1155032C (en) | 1998-11-25 | 1999-10-19 | Classfication method for monolithic ceramic capacitors |
| US09/425,079 US6476617B1 (en) | 1998-11-25 | 1999-10-21 | Method of sorting monolithic ceramic capacitors by measuring the insulation resistance thereof |
| SG9905330A SG91838A1 (en) | 1998-11-25 | 1999-10-22 | Sorting method of monolithic ceramic capacitors |
| MYPI99004699A MY117972A (en) | 1998-11-25 | 1999-10-29 | Method of sorting monolithic ceramic capacitors by measuring the insulation resistance thereof |
| US09/480,275 US6469517B1 (en) | 1998-11-25 | 2000-01-11 | Sorting method of monolithic ceramic capacitors based on insulation resistance |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP33362198A JP3620636B2 (en) | 1998-11-25 | 1998-11-25 | Selection method of multilayer ceramic capacitors |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000164471A JP2000164471A (en) | 2000-06-16 |
| JP3620636B2 true JP3620636B2 (en) | 2005-02-16 |
Family
ID=18268110
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP33362198A Expired - Lifetime JP3620636B2 (en) | 1998-11-25 | 1998-11-25 | Selection method of multilayer ceramic capacitors |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6476617B1 (en) |
| JP (1) | JP3620636B2 (en) |
| CN (1) | CN1155032C (en) |
| MY (1) | MY117972A (en) |
| SG (1) | SG91838A1 (en) |
| TW (1) | TW434599B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3922142B2 (en) | 2002-09-18 | 2007-05-30 | 株式会社村田製作所 | Electronic component manufacturing method and burn-in apparatus |
| JP4082314B2 (en) * | 2002-09-26 | 2008-04-30 | 株式会社村田製作所 | Electronic component test method and test apparatus |
| JP3859079B2 (en) * | 2003-09-25 | 2006-12-20 | Ｔｄｋ株式会社 | Screening method for multilayer ceramic capacitors |
| US8004288B1 (en) * | 2007-05-14 | 2011-08-23 | Cardiac Pacemakers, Inc. | Methods and apparatus for testing of high dielectric capacitors |
| GB2505566A (en) | 2012-08-31 | 2014-03-05 | Avx Corp | Iterative screening method for electrolytic capacitors |
| WO2021202646A1 (en) | 2020-03-31 | 2021-10-07 | Avx Corporation | Screening method for electrolytic capacitors that maintains individual capacitor unit identity |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3872579A (en) * | 1973-04-11 | 1975-03-25 | Cornell Dubilier Electric | Method of making electrolytic capacitors |
| US4379259A (en) * | 1980-03-12 | 1983-04-05 | National Semiconductor Corporation | Process of performing burn-in and parallel functional testing of integrated circuit memories in an environmental chamber |
| NO830659L (en) * | 1982-03-02 | 1983-09-05 | Standard Telephones Cables Ltd | PROCEDURE FOR TESTING CONDENSORS |
| EP0089550A3 (en) * | 1982-03-19 | 1984-09-26 | DRALORIC Electronic GmbH | Monolithic condenser, and method of making it |
| US4465973A (en) * | 1982-05-17 | 1984-08-14 | Motorola, Inc. | Pad for accelerated memory test |
| JPS6196475A (en) | 1984-10-17 | 1986-05-15 | Taiyo Yuden Co Ltd | Screening method of ceramic capacitor |
| US4633175A (en) * | 1984-11-23 | 1986-12-30 | Avx Corporation | Testing method and apparatus for electronic components |
| JP2800017B2 (en) * | 1989-04-05 | 1998-09-21 | 株式会社村田製作所 | Multilayer ceramic capacitors |
| US5063304A (en) * | 1990-04-27 | 1991-11-05 | Texas Instruments Incorporated | Integrated circuit with improved on-chip power supply control |
| JP2760263B2 (en) * | 1993-08-20 | 1998-05-28 | 株式会社村田製作所 | Screening method for early failure products of ceramic capacitors |
| JP3144204B2 (en) * | 1994-02-21 | 2001-03-12 | 株式会社村田製作所 | Initial failure screening method for capacitors |
| JPH07320993A (en) * | 1994-05-20 | 1995-12-08 | Marcon Electron Co Ltd | Capacitor testing method |
| JPH08227826A (en) * | 1995-02-20 | 1996-09-03 | Matsushita Electric Ind Co Ltd | Method for screening laminated ceramic capacitor |
| KR0172344B1 (en) * | 1995-09-15 | 1999-03-30 | 김광호 | Burn-in test circuit and testing method thereby |
| SG48535A1 (en) * | 1996-08-05 | 1998-04-17 | Murata Manufacturing Co | Dielectric ceramic composition and monolithic ceramic capacitor using the same |
-
1998
- 1998-11-25 JP JP33362198A patent/JP3620636B2/en not_active Expired - Lifetime
-
1999
- 1999-10-14 TW TW088117767A patent/TW434599B/en not_active IP Right Cessation
- 1999-10-19 CN CNB991218345A patent/CN1155032C/en not_active Expired - Lifetime
- 1999-10-21 US US09/425,079 patent/US6476617B1/en not_active Expired - Lifetime
- 1999-10-22 SG SG9905330A patent/SG91838A1/en unknown
- 1999-10-29 MY MYPI99004699A patent/MY117972A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| SG91838A1 (en) | 2002-10-15 |
| US6476617B1 (en) | 2002-11-05 |
| JP2000164471A (en) | 2000-06-16 |
| CN1254935A (en) | 2000-05-31 |
| TW434599B (en) | 2001-05-16 |
| CN1155032C (en) | 2004-06-23 |
| MY117972A (en) | 2004-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112018085B (en) | Dielectric breakdown test structure | |
| US6437579B1 (en) | Screening method for a multi-layered ceramic capacitor | |
| JP3620636B2 (en) | Selection method of multilayer ceramic capacitors | |
| JP3179394B2 (en) | Electrical inspection device and electrical inspection method for printed wiring board | |
| JPS6196475A (en) | Screening method of ceramic capacitor | |
| JP2000208380A (en) | Method for selecting multilayer ceramic capacitor | |
| JP3807649B2 (en) | Selection method of multilayer ceramic capacitors | |
| JP3144224B2 (en) | Screening method for ceramic capacitors | |
| JPH08227826A (en) | Method for screening laminated ceramic capacitor | |
| US6469517B1 (en) | Sorting method of monolithic ceramic capacitors based on insulation resistance | |
| JPS6217376B2 (en) | ||
| JPH07320993A (en) | Capacitor testing method | |
| JP3196565B2 (en) | Screening method for multilayer ceramic capacitors | |
| JP4100024B2 (en) | Quality control method for electronic components | |
| JP2994911B2 (en) | Screening method for ceramic electronic components | |
| JPH01500784A (en) | Integrated circuit manufacturing method | |
| JP2705230B2 (en) | Manufacturing method of multilayer ceramic capacitor | |
| JPH09205037A (en) | Screening method for multilayered ceramic capacitor | |
| Yang et al. | Reliability estimation and failure analysis of multilayer ceramic chip capacitors | |
| CN117907684A (en) | Method and device for testing insulation resistance of multilayer chip ceramic capacitor | |
| JPH09152455A (en) | Internal defect detector and method thereof for laminated ceramic capacitor | |
| JPH0837125A (en) | Method for screening monolithic ceramic capacitor | |
| DE102010049102B4 (en) | Method for the detection of cracks in an electronic component | |
| CN113625129A (en) | DBC substrate interface crack development state evaluation method based on equivalent capacitance | |
| JP2003217990A (en) | Method for screening laminated ceramic capacitor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040930 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20041110 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071126 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081126 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20091126 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101126 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101126 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111126 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111126 Year of fee payment: 7 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121126 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121126 Year of fee payment: 8 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131126 Year of fee payment: 9 |
|
| EXPY | Cancellation because of completion of term |