JP2020013841A - 半導体製造装置および半導体装置の製造方法 - Google Patents
半導体製造装置および半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2020013841A JP2020013841A JP2018133873A JP2018133873A JP2020013841A JP 2020013841 A JP2020013841 A JP 2020013841A JP 2018133873 A JP2018133873 A JP 2018133873A JP 2018133873 A JP2018133873 A JP 2018133873A JP 2020013841 A JP2020013841 A JP 2020013841A
- Authority
- JP
- Japan
- Prior art keywords
- die
- abnormality
- semiconductor
- image
- manufacturing apparatus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 43
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 42
- 238000000034 method Methods 0.000 title claims description 58
- 230000005856 abnormality Effects 0.000 claims abstract description 47
- 238000003384 imaging method Methods 0.000 claims abstract description 35
- 230000003287 optical effect Effects 0.000 claims abstract description 15
- 238000005286 illumination Methods 0.000 claims description 80
- 239000000758 substrate Substances 0.000 claims description 68
- 238000007689 inspection Methods 0.000 claims description 26
- 239000000126 substance Substances 0.000 claims description 17
- 230000002159 abnormal effect Effects 0.000 claims description 9
- 238000007664 blowing Methods 0.000 claims description 2
- 230000001678 irradiating effect Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 16
- 238000001514 detection method Methods 0.000 description 13
- 230000032258 transport Effects 0.000 description 11
- 230000002950 deficient Effects 0.000 description 9
- 238000003860 storage Methods 0.000 description 6
- 210000000078 claw Anatomy 0.000 description 5
- 239000000463 material Substances 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 230000003760 hair shine Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 230000035945 sensitivity Effects 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67242—Apparatus for monitoring, sorting or marking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/12—Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67121—Apparatus for making assemblies not otherwise provided for, e.g. package constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67132—Apparatus for placing on an insulating substrate, e.g. tape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67144—Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67712—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrate being handled substantially vertically
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/677—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
- H01L21/67703—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
- H01L21/67721—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrates to be conveyed not being semiconductor wafers or large planar substrates, e.g. chips, lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6838—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68721—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge clamping, e.g. clamping ring
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Die Bonding (AREA)
- Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
Abstract
Description
本開示の課題は、異物とクラックとを区別して認識することが可能な技術を提供することである。
その他の課題と新規な特徴は、本明細書の記述および添付図面から明らかになるであろう。
すなわち、半導体製造装置は、ダイを撮像する撮像装置と、前記ダイを前記撮像装置の光学軸に対して45度よりも小さい角度で光を照射する第一状態と45度よりも大きい角度で光を照射する第二状態とを有する照明装置と、前記撮像装置および前記照明装置を制御する制御装置と、を備える。前記制御装置は、前記照明装置を前記第一状態にして前記撮像装置により前記ダイを撮像した第一画像と前記照明装置を前記第二状態にして前記撮像装置により前記ダイを撮像した第二画像とに基づいて、前記ダイ表面の異常を認識する。
このような構成によって、ボンディングヘッド41は、ステージ認識カメラ32の撮像データに基づいてピックアップ位置・姿勢を補正し、中間ステージ31からダイDをピックアップし、基板認識カメラ44の撮像データに基づいて基板にダイDをボンディングする。
このような構成によって、基板Sは、基板供給部6から搬送レーン52に沿ってボンディング位置まで移動し、ボンディング後、基板搬出部7まで移動して、基板搬出部7に基板Sを渡す。
実施例のダイボンディング工程では、まず、制御部8は、ウェハ11を保持しているウェハリング14をウェハカセットから取り出してウェハ保持台12に載置し、ウェハ保持台12をダイDのピックアップが行われる基準位置まで搬送する(ウェハローディング(工程P1))。次いで、制御部8は、ウェハ認識カメラ24によって取得した画像から、ウェハ11の配置位置がその基準位置と正確に一致するように微調整を行う。
また、ハイアングル照明は同軸照明を用い、ローアングル照明は斜光照明を用いるようにしてもよい。
1・・・ダイ供給部
13・・・突上げユニット
2・・・ピックアップ部
24・・・ウェハ認識カメラ
3・・・アライメント部
31・・・中間ステージ
32・・・ステージ認識カメラ
4・・・ボンディング部
41・・・ボンディングヘッド
42・・・コレット
44・・・基板認識カメラ
5・・・搬送部
51・・・基板搬送爪
8・・・制御部
S・・・基板
BS・・・ボンディングステージ
D・・・ダイ
P・・・パッケージエリア
CA・・・カメラ
LE・・・照明
OS・・・光学系
Claims (17)
- ダイを撮像する撮像装置と、
前記ダイを前記撮像装置の光学軸に対して45度よりも小さい角度で光を照射する第一状態と45度よりも大きい角度で光を照射する第二状態とを有する照明装置と、
前記撮像装置および前記照明装置を制御する制御装置と、
を備え、
前記制御装置は、前記照明装置を前記第一状態にして前記撮像装置により前記ダイを撮像した第一画像と前記照明装置を前記第二状態にして前記撮像装置により前記ダイを撮像した第二画像とに基づいて、前記ダイの表面の異常を認識する半導体製造装置。 - 請求項1の半導体製造装置において、
前記照明装置は第一斜光照明と第二斜光照明を備え、
前記制御装置は、
前記第一斜光照明を点灯し、前記第二斜光照明を消灯することにより前記照明装置を前記第一状態にし、
前記第一斜光照明を消灯し、前記第二斜光照明を点灯することにより前記照明装置を前記第二状態にする半導体製造装置。 - 請求項1の半導体製造装置において、
前記制御装置は、前記第二画像で認識した異常を異物とし、前記第一画像で認識した異常のうち前記第二画像で認識した異常を除いたものをクラックと認識する半導体製造装置。 - 請求項3の半導体製造装置において、
前記制御装置は、前記第二画像の異常部分の中心座標の所定関係内に前記第一画像の異常部分の中心座標がある場合、異常部分を異物と判断する半導体製造装置。 - 請求項3の半導体製造装置において、
前記制御装置は、前記第二画像の異常部分を膨張処理して前記第一画像と差分処理し、残っている部分をクラックと判断する半導体製造装置。 - 請求項1の半導体製造装置において、さらに、
前記ダイが貼り付けられたダイシングテープを保持するウェハリングホルダを有するダイ供給部を備え、
前記制御装置は前記撮像装置および前記照明装置を用いて前記ダイシングテープに貼り付けられた前記ダイを撮像する半導体製造装置。 - 請求項1の半導体製造装置において、さらに、
前記ダイを基板または既にボンディングされているダイ上にボンディングするボンディングヘッドを備え、
前記制御装置は前記撮像装置および前記照明装置を用いて前記基板またはダイ上にボンディングされたダイを撮像する半導体製造装置。 - 請求項1の半導体製造装置において、さらに、
前記ダイをピックアップするピックアップヘッドと、
前記ピックアップされたダイが載置される中間ステージと、
を備え、
前記制御装置は前記撮像装置および前記照明装置を用いて前記中間ステージの上に載置されたダイを撮像する半導体製造装置。 - 請求項3の半導体製造装置において、
さらに、エア噴き付けまたは吸い取りを行う異物除去装置を備え、
前記制御装置は前記異常が前記異物であると判断する場合、前記異物除去装置により前記異物の除去処理を行う半導体製造装置。 - (a)請求項1乃至5の何れか1項の半導体製造装置を準備する工程と、
(b)ダイが貼付されたダイシングテープを保持するウェハリングホルダを搬入する工程と、
(c)基板を搬入する工程と、
(d)前記ダイをピックアップする工程と、
(e)前記ピックアップしたダイを前記基板または既に前記基板にボンディングされているダイ上にボンディングする工程と、
を含む半導体装置の製造方法。 - 請求項10の半導体装置の製造方法において、
前記(d)工程は前記ピックアップされたダイを中間ステージに載置し、
前記(e)工程は前記中間ステージに載置されたダイをピックアップする半導体装置の製造方法。 - 請求項10の半導体装置の製造方法において、さらに、
(g)前記(d)工程の前に、前記撮像装置および前記照明装置を用いて前記ダイの表面検査を行う工程を含む半導体装置の製造方法。 - 請求項10の半導体装置の製造方法において、さらに、
(h)前記(e)工程の後に、前記撮像装置および前記照明装置を用いて前記ダイの表面検査を行う工程を含む半導体装置の製造方法。 - 請求項11の半導体装置の製造方法において、さらに、
(i)前記(d)工程の後であって前記(e)工程の前に、前記撮像装置および前記照明装置を用いて前記ダイの表面検査を行う工程を含む半導体装置の製造方法。 - 請求項12の半導体装置の製造方法において、
前記(g)工程は、
(g1)前記ダイの表面上の異常があるかどうかを判断する工程と、
(g2)前記ダイの表面上に異常がある場合は、前記異常が異物かクラックかを判断する工程と、
(g3)前記異常が前記クラックの場合、スキップ処理またはエラー停止処理を行う工程と、
(g4)前記異常が前記異物の場合、異物除去処理を行う工程と、
を含む半導体装置の製造方法。 - 請求項13の半導体装置の製造方法において、
前記(h)工程は、
(h1)前記ダイの表面上の異常があるかどうかを判断する工程と、
(h2)前記ダイの表面上に異常がある場合は、前記異常が異物かクラックかを判断する工程と、
(h3)前記異常が前記クラックの場合、スキップ処理またはエラー停止処理を行う工程と、
(h4)前記異常が前記異物の場合、異物除去処理を行う工程と、
を含む半導体装置の製造方法。 - 請求項14の半導体装置の製造方法において、
前記(i)工程は、
(i1)前記ダイの表面上の異常があるかどうかを判断する工程と、
(i2)前記ダイの表面上に異常がある場合は、前記異常が異物かクラックかを判断する工程と、
(i3)前記異常が前記クラックの場合、スキップ処理またはエラー停止処理を行う工程と、
(i4)前記異常が前記異物の場合、異物除去処理を行う工程と、
を含む半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018133873A JP7102271B2 (ja) | 2018-07-17 | 2018-07-17 | 半導体製造装置および半導体装置の製造方法 |
TW108118365A TWI729397B (zh) | 2018-07-17 | 2019-05-28 | 半導體製造裝置及半導體裝置之製造方法 |
KR1020190084154A KR102219591B1 (ko) | 2018-07-17 | 2019-07-12 | 반도체 제조 장치 및 반도체 장치의 제조 방법 |
CN201910634442.4A CN110729210B (zh) | 2018-07-17 | 2019-07-12 | 半导体制造装置以及半导体器件的制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018133873A JP7102271B2 (ja) | 2018-07-17 | 2018-07-17 | 半導体製造装置および半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2020013841A true JP2020013841A (ja) | 2020-01-23 |
JP7102271B2 JP7102271B2 (ja) | 2022-07-19 |
Family
ID=69170034
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018133873A Active JP7102271B2 (ja) | 2018-07-17 | 2018-07-17 | 半導体製造装置および半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
JP (1) | JP7102271B2 (ja) |
KR (1) | KR102219591B1 (ja) |
CN (1) | CN110729210B (ja) |
TW (1) | TWI729397B (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3859601A1 (en) | 2020-01-30 | 2021-08-04 | Hitachi, Ltd. | Alert output timing control apparatus, method and storage medium |
JP2021150586A (ja) * | 2020-03-23 | 2021-09-27 | ファスフォードテクノロジ株式会社 | ダイボンディング装置および半導体装置の製造方法 |
KR20220015966A (ko) | 2020-07-31 | 2022-02-08 | 파스포드 테크놀로지 주식회사 | 다이 본딩 장치 및 반도체 장치의 제조 방법 |
KR20220161174A (ko) | 2021-05-28 | 2022-12-06 | 파스포드 테크놀로지 주식회사 | 다이 본딩 장치 및 반도체 장치의 제조 방법 |
KR20230106501A (ko) | 2022-01-06 | 2023-07-13 | 파스포드 테크놀로지 주식회사 | 반도체 제조 장치, 검사 장치 및 반도체 장치의 제조 방법 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7373436B2 (ja) * | 2020-03-09 | 2023-11-02 | ファスフォードテクノロジ株式会社 | ダイボンディング装置および半導体装置の製造方法 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57132044A (en) * | 1981-02-10 | 1982-08-16 | Hitachi Metals Ltd | Discriminating method of surface defect |
JPS6157837A (ja) * | 1984-08-30 | 1986-03-24 | Toshiba Corp | 外観検査装置 |
US20020093812A1 (en) * | 2001-01-12 | 2002-07-18 | Electroglas, Inc. | Method and apparatus for illuminating projecting features on the surface of a semiconductor wafer |
JP2008270278A (ja) * | 2007-04-16 | 2008-11-06 | Nec Electronics Corp | 半導体製造装置および半導体装置の製造方法 |
KR20090126066A (ko) * | 2008-06-03 | 2009-12-08 | 삼성테크윈 주식회사 | 회로기판 검사용 조명 장치 및 이를 구비한 회로기판 검사장치 |
JP2010223964A (ja) * | 2010-04-26 | 2010-10-07 | Hitachi Ltd | 欠陥検査装置およびその方法 |
JP2017117916A (ja) * | 2015-12-24 | 2017-06-29 | ファスフォードテクノロジ株式会社 | 半導体製造装置および半導体装置の製造方法 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH061183B2 (ja) * | 1985-10-03 | 1994-01-05 | 株式会社日立製作所 | 欠陥検査方法及びその装置 |
JPH07151693A (ja) * | 1993-11-30 | 1995-06-16 | Electroplating Eng Of Japan Co | 外観検査方法及びそれに用いる外観検査装置 |
JP2000162141A (ja) * | 1998-11-27 | 2000-06-16 | Hitachi Ltd | 欠陥検査装置および方法 |
JP2001118899A (ja) * | 1999-10-19 | 2001-04-27 | Mitsubishi Electric Corp | 異物及びパターン欠陥検査装置 |
JP2003098111A (ja) * | 2000-09-21 | 2003-04-03 | Hitachi Ltd | 欠陥検査方法およびその装置 |
US6864971B2 (en) * | 2001-03-27 | 2005-03-08 | Isoa, Inc. | System and method for performing optical inspection utilizing diffracted light |
TW589723B (en) * | 2001-09-10 | 2004-06-01 | Ebara Corp | Detecting apparatus and device manufacturing method |
CN1260800C (zh) * | 2001-09-19 | 2006-06-21 | 奥林巴斯光学工业株式会社 | 半导体晶片检查设备 |
JP4878907B2 (ja) * | 2006-05-08 | 2012-02-15 | 三菱電機株式会社 | 画像検査装置およびこの画像検査装置を用いた画像検査方法 |
KR100863341B1 (ko) * | 2008-03-28 | 2008-10-15 | 와이즈플래닛(주) | 중복 영상을 이용한 에프피디 기판 및 반도체 웨이퍼검사시스템 |
US20150294449A1 (en) * | 2014-04-15 | 2015-10-15 | Texas Instruments Incorporated | Detect edge chip |
JP6705668B2 (ja) * | 2016-03-11 | 2020-06-03 | ファスフォードテクノロジ株式会社 | ダイボンディング装置および半導体装置の製造方法 |
CN109564172B (zh) * | 2016-07-05 | 2021-08-31 | 佳能机械株式会社 | 缺陷检测装置、缺陷检测方法、裸片接合机、半导体制造方法、以及半导体装置制造方法 |
-
2018
- 2018-07-17 JP JP2018133873A patent/JP7102271B2/ja active Active
-
2019
- 2019-05-28 TW TW108118365A patent/TWI729397B/zh active
- 2019-07-12 CN CN201910634442.4A patent/CN110729210B/zh active Active
- 2019-07-12 KR KR1020190084154A patent/KR102219591B1/ko active IP Right Grant
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57132044A (en) * | 1981-02-10 | 1982-08-16 | Hitachi Metals Ltd | Discriminating method of surface defect |
JPS6157837A (ja) * | 1984-08-30 | 1986-03-24 | Toshiba Corp | 外観検査装置 |
US20020093812A1 (en) * | 2001-01-12 | 2002-07-18 | Electroglas, Inc. | Method and apparatus for illuminating projecting features on the surface of a semiconductor wafer |
JP2008270278A (ja) * | 2007-04-16 | 2008-11-06 | Nec Electronics Corp | 半導体製造装置および半導体装置の製造方法 |
KR20090126066A (ko) * | 2008-06-03 | 2009-12-08 | 삼성테크윈 주식회사 | 회로기판 검사용 조명 장치 및 이를 구비한 회로기판 검사장치 |
JP2010223964A (ja) * | 2010-04-26 | 2010-10-07 | Hitachi Ltd | 欠陥検査装置およびその方法 |
JP2017117916A (ja) * | 2015-12-24 | 2017-06-29 | ファスフォードテクノロジ株式会社 | 半導体製造装置および半導体装置の製造方法 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3859601A1 (en) | 2020-01-30 | 2021-08-04 | Hitachi, Ltd. | Alert output timing control apparatus, method and storage medium |
JP2021150586A (ja) * | 2020-03-23 | 2021-09-27 | ファスフォードテクノロジ株式会社 | ダイボンディング装置および半導体装置の製造方法 |
JP7437987B2 (ja) | 2020-03-23 | 2024-02-26 | ファスフォードテクノロジ株式会社 | ダイボンディング装置および半導体装置の製造方法 |
KR20220015966A (ko) | 2020-07-31 | 2022-02-08 | 파스포드 테크놀로지 주식회사 | 다이 본딩 장치 및 반도체 장치의 제조 방법 |
US11692947B2 (en) | 2020-07-31 | 2023-07-04 | Fasford Technology Co., Ltd. | Die bonding apparatus and manufacturing method for semiconductor device |
KR20220161174A (ko) | 2021-05-28 | 2022-12-06 | 파스포드 테크놀로지 주식회사 | 다이 본딩 장치 및 반도체 장치의 제조 방법 |
KR20230106501A (ko) | 2022-01-06 | 2023-07-13 | 파스포드 테크놀로지 주식회사 | 반도체 제조 장치, 검사 장치 및 반도체 장치의 제조 방법 |
Also Published As
Publication number | Publication date |
---|---|
CN110729210B (zh) | 2023-09-26 |
CN110729210A (zh) | 2020-01-24 |
TW202006849A (zh) | 2020-02-01 |
KR20200008953A (ko) | 2020-01-29 |
TWI729397B (zh) | 2021-06-01 |
JP7102271B2 (ja) | 2022-07-19 |
KR102219591B1 (ko) | 2021-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP7102271B2 (ja) | 半導体製造装置および半導体装置の製造方法 | |
JP6685126B2 (ja) | 半導体製造装置および半導体装置の製造方法 | |
JP7225337B2 (ja) | 半導体製造装置および半導体装置の製造方法 | |
CN108364880B (zh) | 半导体制造装置及半导体器件的制造方法 | |
CN109524320B (zh) | 半导体制造装置及半导体器件的制造方法 | |
JP7029900B2 (ja) | ダイボンディング装置および半導体装置の製造方法 | |
JP2022098312A (ja) | ダイボンディング装置および半導体装置の製造方法 | |
JP7082862B2 (ja) | ダイボンディング装置、半導体装置の製造方法および半導体製造システム | |
JP7437987B2 (ja) | ダイボンディング装置および半導体装置の製造方法 | |
KR102304880B1 (ko) | 반도체 제조 장치 및 반도체 장치의 제조 방법 | |
TWI823297B (zh) | 黏晶裝置及半導體裝置的製造方法 | |
JP2023100562A (ja) | 半導体製造装置、検査装置および半導体装置の製造方法 | |
JPH07193398A (ja) | 自動組立・実装装置及びその方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210528 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220322 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220323 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220511 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220621 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220706 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7102271 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |