JP2012174086A5 - - Google Patents

Download PDF

Info

Publication number: JP2012174086A5
Authority: JP; Japan
Prior art keywords: conversion table; physical address; cache; logical; physical
Prior art date: 2011-02-23
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.): Granted

Application number

JP2011036717A

Other languages

English (en)

Other versions

JP2012174086A (ja

JP5295286B2 (ja

Filing date

2011-02-23

Publication date

2013-03-14

2011-02-23 Application filed filed Critical

2011-02-23 Priority to JP2011036717A priority Critical patent/JP5295286B2/ja

2011-02-23 Priority claimed from JP2011036717A external-priority patent/JP5295286B2/ja

2012-02-14 Priority to US13/372,800 priority patent/US20120215965A1/en

2012-09-10 Publication of JP2012174086A publication Critical patent/JP2012174086A/ja

2013-03-14 Publication of JP2012174086A5 publication Critical patent/JP2012174086A5/ja

2013-09-18 Application granted granted Critical

2013-09-18 Publication of JP5295286B2 publication Critical patent/JP5295286B2/ja

Status Expired - Fee Related legal-status Critical Current

2031-02-23 Anticipated expiration legal-status Critical

Description

不揮発性メモリ２２への分割変換テーブル２４０の書き込みを行う場合は、まずステップＳ５２１において、図１１の変換テーブル管理テーブル２３５内のキャッシュ有無フラグ２３５２と追い出しカウント２３５４を参照する。そして、キャッシュ有無フラグ２３５２が１（論理／物理アドレス変換テーブルキャッシュ２３０に保存されている）であり、かつこの中で追い出しカウント２３５４が最も大きい分割変換テーブル２４０を書き込み対象として選択する。

ステップＳ６１０では、図３の論理／物理アドレス変換テーブルキャッシュ２３０上の分割変換テーブル２４０から、論理アドレスに対応する書き込み前の物理アドレスを特定し、この書き込み前の物理アドレスを用いて物理ロジック管理テーブル２３４（図１０）の有効ページ数２３４２の減算、及び有効ページフラグ２３４３の無効化を行う。また、分割変換テーブル２４０の物理アドレス２２０３部分を図１８のステップＳ５３で特定した物理アドレスに書き換える。

JP2011036717A 2011-02-23 2011-02-23 記憶装置およびそれを搭載した計算機 Expired - Fee Related JP5295286B2 (ja)

Priority Applications (2)

Application Number	Priority Date	Filing Date	Title
JP2011036717A JP5295286B2 (ja)	2011-02-23	2011-02-23	記憶装置およびそれを搭載した計算機
US13/372,800 US20120215965A1 (en)	2011-02-23	2012-02-14	Storage Device and Computer Using the Same

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
JP2011036717A JP5295286B2 (ja)	2011-02-23	2011-02-23	記憶装置およびそれを搭載した計算機

Publications (3)

Publication Number	Publication Date
JP2012174086A JP2012174086A (ja)	2012-09-10
JP2012174086A5 true JP2012174086A5 (ja)	2013-03-14
JP5295286B2 JP5295286B2 (ja)	2013-09-18

Family

ID=46653709

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
JP2011036717A Expired - Fee Related JP5295286B2 (ja)	2011-02-23	2011-02-23	記憶装置およびそれを搭載した計算機

Country Status (2)

Country	Link
US (1)	US20120215965A1 (ja)
JP (1)	JP5295286B2 (ja)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US10838646B2 (en)	2011-07-28	2020-11-17	Netlist, Inc.	Method and apparatus for presearching stored data
US10380022B2 (en)	2011-07-28	2019-08-13	Netlist, Inc.	Hybrid memory module and system and method of operating the same
US10198350B2 (en)	2011-07-28	2019-02-05	Netlist, Inc.	Memory module having volatile and non-volatile memory subsystems and method of operation
JP2013097416A (ja)	2011-10-28	2013-05-20	Hitachi Ltd	記憶装置および計算機
US9189172B1 (en)	2012-01-06	2015-11-17	Seagate Technology Llc	High priority read and write
US9542324B1 (en) *	2012-04-05	2017-01-10	Seagate Technology Llc	File associated pinning
US9268692B1 (en)	2012-04-05	2016-02-23	Seagate Technology Llc	User selectable caching
JP2013222236A (ja)	2012-04-13	2013-10-28	Hitachi Ltd	メモリの管理方法、記憶装置およびそれを搭載した計算機
US10282286B2 (en)	2012-09-14	2019-05-07	Micron Technology, Inc.	Address mapping using a data unit type that is variable
KR20140056657A (ko) *	2012-10-30	2014-05-12	삼성전자주식회사	메인 메모리를 구비한 컴퓨터 시스템 및 그것의 제어 방법
WO2014143036A1 (en)	2013-03-15	2014-09-18	Intel Corporation	Method for pinning data in large cache in multi-level memory system
WO2014147768A1 (ja) *	2013-03-19	2014-09-25	富士通株式会社	制御装置、制御プログラム、および制御方法
US9606803B2 (en)	2013-07-15	2017-03-28	Texas Instruments Incorporated	Highly integrated scalable, flexible DSP megamodule architecture
WO2015008358A1 (ja) *	2013-07-18	2015-01-22	株式会社日立製作所	情報処理装置
US11182284B2 (en)	2013-11-07	2021-11-23	Netlist, Inc.	Memory module having volatile and non-volatile memory subsystems and method of operation
WO2015070110A2 (en) *	2013-11-07	2015-05-14	Netlist, Inc.	Hybrid memory module and system and method of operating the same
US10248328B2 (en)	2013-11-07	2019-04-02	Netlist, Inc.	Direct data move between DRAM and storage on a memory module
US9891825B2 (en)	2015-01-23	2018-02-13	Toshiba Memory Corporation	Memory system of increasing and decreasing first user capacity that is smaller than a second physical capacity
US9715342B2 (en)	2015-07-03	2017-07-25	Xitore, Inc.	Apparatus, system, and method of logical address translation for non-volatile storage memory
US10452556B2 (en)	2015-09-11	2019-10-22	Toshiba Memory Corporation	Memory device and information processing device
TWI584122B (zh) *	2015-11-17	2017-05-21	群聯電子股份有限公司	緩衝記憶體管理方法、記憶體控制電路單元及記憶體儲存裝置
CN106776376B (zh) *	2015-11-24	2019-08-06	群联电子股份有限公司	缓冲存储器管理方法、存储器控制电路单元及存储装置
US10289544B2 (en) *	2016-07-19	2019-05-14	Western Digital Technologies, Inc.	Mapping tables for storage devices
US10156996B2 (en)	2016-09-06	2018-12-18	Toshiba Memory Corporation	Memory device and read processing method using read counts, first, second, and third addresses
US10126964B2 (en) *	2017-03-24	2018-11-13	Seagate Technology Llc	Hardware based map acceleration using forward and reverse cache tables
JP2019057074A (ja) *	2017-09-20	2019-04-11	東芝メモリ株式会社	メモリシステム
CN112988038B (zh) *	2019-12-17	2024-08-06	国民技术股份有限公司	非易失性存储器的数据写入方法、终端和可读存储介质
US11947451B2 (en) *	2020-04-22	2024-04-02	Micron Technology, Inc.	Mapping descriptors for read operations
EP4147134A4 (en) *	2021-02-08	2023-08-23	Yangtze Memory Technologies Co., Ltd.	ON-CHIP STATIC RANDOM ACCESS MEMORY (SRAM) FOR CACHEING LOGICAL TO PHYSICAL (L2P) TABLES
US20220374360A1 (en) *	2021-05-18	2022-11-24	Macronix International Co., Ltd.	Memory device and method for accessing memory device
US20240020223A1 (en) *	2022-07-18	2024-01-18	Micron Technology, Inc.	Center allocation data structure

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
JP3197815B2 (ja) *	1996-04-15	2001-08-13	インターナショナル・ビジネス・マシーンズ・コーポレ−ション	半導体メモリ装置及びその制御方法
US6377500B1 (en) *	1999-11-11	2002-04-23	Kabushiki Kaisha Toshiba	Memory system with a non-volatile memory, having address translating function
JP2001142774A (ja) *	1999-11-11	2001-05-25	Toshiba Corp	メモリカード及び同カードに適用されるアドレス変換方法
US8112574B2 (en) *	2004-02-26	2012-02-07	Super Talent Electronics, Inc.	Swappable sets of partial-mapping tables in a flash-memory system with a command queue for combining flash writes
US8051270B2 (en) *	2005-05-23	2011-11-01	Panasonic Corporation	Memory controller, nonvolatile storage device, nonvolatile storage system, and memory control method
US7711923B2 (en) *	2006-06-23	2010-05-04	Microsoft Corporation	Persistent flash memory mapping table
TW200828014A (en) *	2006-12-28	2008-07-01	Genesys Logic Inc	Flash memory management method with low RAM utilization
KR100817087B1 (ko) *	2007-02-13	2008-03-27	삼성전자주식회사	플래시 메모리를 구비하는 스토리지 장치에서의 버퍼 캐시운용 방법
US8656083B2 (en) *	2007-12-21	2014-02-18	Spansion Llc	Frequency distributed flash memory allocation based on free page tables
JP2009282836A (ja) *	2008-05-23	2009-12-03	Panasonic Corp	メモリカード及びメモリカードドライブ
JP5221332B2 (ja) *	2008-12-27	2013-06-26	株式会社東芝	メモリシステム
US8250333B2 (en) *	2009-01-05	2012-08-21	Sandisk Technologies Inc.	Mapping address table maintenance in a memory device
US8447922B2 (en) *	2009-07-16	2013-05-21	Panasonic Corporation	Memory controller, nonvolatile storage device, accessing device, and nonvolatile storage system
US8688894B2 (en) *	2009-09-03	2014-04-01	Pioneer Chip Technology Ltd.	Page based management of flash storage

2011
- 2011-02-23 JP JP2011036717A patent/JP5295286B2/ja not_active Expired - Fee Related
2012
- 2012-02-14 US US13/372,800 patent/US20120215965A1/en not_active Abandoned

Publication	Publication Date	Title
JP2012174086A5 (ja)	2013-03-14
JP2010102719A5 (ja)	2011-02-10
JP2013257911A5 (ja)	2014-04-17	プロセッサ
IN2012DN00839A (ja)	2015-06-26
GB2511957A (en)	2014-09-17	Processor with kernel mode access to user space virtual addresses
GB2496798A (en)	2013-05-22	Logical to physical address mapping in storage systems comprising solid state memory devices
GB2528796A8 (en)	2018-04-18	Instructions and logic to provide advanced paging capabilities for secure enclave page caches
GB201303302D0 (en)	2013-04-10	Data processing
WO2015084493A3 (en)	2015-11-12	Data processing apparatus with memory rename table for mapping memory addresses to registers
JP2017501504A5 (ja)	2017-02-16
GB201210115D0 (en)	2012-07-25	Shared cache memory control
JP2012198977A5 (ja)	2015-04-16	半導体装置
JP2016509283A5 (ja)	2017-01-12
EP2979189A4 (en)	2016-10-19	STORING DATA FROM CACHE LINES IN A MAIN STORAGE BASED ON MEMORY ADDRESSES
TW200951714A (en)	2009-12-16	Memory system
GB2568816A8 (en)	2019-06-19	Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
JP2012515325A5 (ja)	2013-04-18
WO2015047962A8 (en)	2016-01-07	Volatile memory architecture in non-volatile memory devices and related controllers
JP2013239099A5 (ja)	2015-03-19
JP5597306B2 (ja)	2014-10-01	記憶効率の高いセクタ化されたキャッシュ
GB2489355A (en)	2012-09-26	Memory device wear-leveling techniques
JP2012523055A5 (ja)	2013-05-23
GB2518785A (en)	2015-04-01	Concurrent control for a page miss handler
JP2017516228A5 (ja)	2018-06-21
WO2013186694A3 (en)	2014-07-31	System and method for data classification and efficient virtual cache coherence without reverse translation