Nothing Special   »   [go: up one dir, main page]

JP2007329282A - Multilayer circuit board - Google Patents

Multilayer circuit board Download PDF

Info

Publication number
JP2007329282A
JP2007329282A JP2006158986A JP2006158986A JP2007329282A JP 2007329282 A JP2007329282 A JP 2007329282A JP 2006158986 A JP2006158986 A JP 2006158986A JP 2006158986 A JP2006158986 A JP 2006158986A JP 2007329282 A JP2007329282 A JP 2007329282A
Authority
JP
Japan
Prior art keywords
power supply
mounting land
output
electrode layer
ground
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006158986A
Other languages
Japanese (ja)
Other versions
JP4893114B2 (en
Inventor
Daisuke Tanaka
大介 田中
Haruhiko Ueno
治彦 上野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Murata Manufacturing Co Ltd
Original Assignee
Murata Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Murata Manufacturing Co Ltd filed Critical Murata Manufacturing Co Ltd
Priority to JP2006158986A priority Critical patent/JP4893114B2/en
Publication of JP2007329282A publication Critical patent/JP2007329282A/en
Application granted granted Critical
Publication of JP4893114B2 publication Critical patent/JP4893114B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To obtain a multilayer circuit board capable of sufficiently reducing unnecessary radiant noises. <P>SOLUTION: In the multilayer circuit board, a laminate is configured by superposing a first signal electrode layer 40, a ground electrode layer 30, a power-supply electrode layer 20, and a second signal electrode layer 10 in the order. An IC 60 is mounted on the top face of the multilayer circuit board, and a three-terminal capacitor 46 is mounted on a rear. A land 42 for mounting the input side and an input-side power supply pattern 41 connected to the land 42 for mounting the input side are fitted to the first signal electrode layer 40. The land 43 for mounting the output side, an output-side power supply pattern 44 connected to the land 43 for mounting the output side, and the land 45 for mounting the ground-side, are further fitted to the first signal electrode layer 40. A power-supply electrode 21 is installed to the power-supply electrode layer 20, and the land 11 for mounting the IC is installed to the second signal electrode layer 10. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

本発明は、多層配線基板、特に、端子配列がBAG(Ball Grid Array)タイプのデジタルICを搭載するための多層配線基板に関する。   The present invention relates to a multilayer wiring board, and more particularly to a multilayer wiring board for mounting a digital IC having a BAG (Ball Grid Array) type terminal arrangement.

電子機器の小型化及び高機能化により、多層配線基板におけるデータ処理速度の高速化が進んでいる。これに伴って不要放射ノイズが問題となり、多層配線基板におけるデジタル回路の設計にはノイズ対策のための設計が必要となっている。   With the downsizing and higher functionality of electronic devices, the data processing speed of multilayer wiring boards has been increased. Along with this, unnecessary radiation noise becomes a problem, and the design of a digital circuit on a multilayer wiring board requires a design for noise countermeasures.

ノイズ対策のために用いるノイズ対策部品、例えばバイパスコンデンサは、ICを搭載する多層配線基板において、ICの動作により電源端子に発生する高周波電流をグランドへ帰還させる役割を果たす。これによって、高周波電流が多層配線基板全体に伝搬して生じる不要放射ノイズを低減する。しかし、これらのノイズ対策部品によるノイズ対策効果を発揮するためには、実装構造に注意する必要があり、実装構造によっては十分なノイズ対策が得られない場合がある。   A noise countermeasure component, for example, a bypass capacitor used for noise countermeasure, plays a role of returning a high-frequency current generated at a power supply terminal to the ground by the operation of the IC in a multilayer wiring board on which the IC is mounted. As a result, unnecessary radiation noise caused by high-frequency current propagating throughout the multilayer wiring board is reduced. However, in order to exert the noise countermeasure effect by these noise countermeasure components, it is necessary to pay attention to the mounting structure, and depending on the mounting structure, sufficient noise countermeasures may not be obtained.

デジタル機器におけるIC電源系のノイズ対策として、2端子コンデンサを複数個並列接続して使用することが知られている。また、多層配線基板として、ノイズが重畳された配線と他の配線を空間的に分離し、これらを3端子型のノイズ対策部品を介して接続することも知られている。   It is known to use a plurality of two-terminal capacitors connected in parallel as a countermeasure against noise in an IC power supply system in digital equipment. As a multilayer wiring board, it is also known to spatially separate a wiring on which noise is superimposed and another wiring and connect them via a three-terminal type noise countermeasure component.

例えば、従来のIC電源系のノイズ対策として、特許文献1に示すような多層配線基板の実装構造が知られている。図10及び図11に示すように、多層配線基板100は、概略、第1の信号電極層140、電源電極層120、グランド電極層130及び第2の信号電極層110をこの順で積み上げて積層体を構成したものである。多層配線基板100の上面にはIC160が実装され、裏面には3端子コンデンサ146が実装される。   For example, as a countermeasure against noise in a conventional IC power supply system, a multilayer wiring board mounting structure as shown in Patent Document 1 is known. As shown in FIGS. 10 and 11, the multilayer wiring substrate 100 is roughly formed by stacking a first signal electrode layer 140, a power electrode layer 120, a ground electrode layer 130, and a second signal electrode layer 110 in this order. It constitutes the body. An IC 160 is mounted on the top surface of the multilayer wiring board 100, and a three-terminal capacitor 146 is mounted on the back surface.

第1の信号電極層140は、絶縁性シートの裏面に、3端子コンデンサ146の入力端子146aが接続される入力側実装用ランド142、該入力側実装用ランド142に接続された入力側電源供給パターン141、3端子コンデンサ146の出力端子146bが接続される出力側実装用ランド143、該出力側実装用ランド143に接続された出力側電源供給パターン144及び3端子コンデンサのグランド端子146cが接続されるグランド側実装用ランド145を設けたものである。   The first signal electrode layer 140 has an input side mounting land 142 connected to the input terminal 146a of the three-terminal capacitor 146 on the back surface of the insulating sheet, and an input side power supply connected to the input side mounting land 142. The pattern 141, the output side mounting land 143 to which the output terminal 146b of the three terminal capacitor 146 is connected, the output side power supply pattern 144 connected to the output side mounting land 143, and the ground terminal 146c of the three terminal capacitor are connected. The ground side mounting land 145 is provided.

電源電極層120は、絶縁性シートの表面に電源電極121を設けたものである。グランド電極層130は、絶縁性シートの表面全面にグランド電極Gを設けたものである。第2の信号電極層110は、絶縁性シートの表面にIC実装用ランド111を設けたものである。   The power electrode layer 120 is obtained by providing a power electrode 121 on the surface of an insulating sheet. The ground electrode layer 130 is obtained by providing the ground electrode G on the entire surface of the insulating sheet. The second signal electrode layer 110 is obtained by providing an IC mounting land 111 on the surface of an insulating sheet.

さらに、多層配線基板100の内部には、電源電極121と出力側電源供給パターン144を接続するための複数の第1の電源供給導体(ビアホール導体)152と、電源電極121とIC電源端子実装用ランド111aを接続するための複数の第2の電源供給導体(ビアホール導体)151と、グランド電極Gとグランド側実装用ランド145を接続するための複数のグランド接続導体(ビアホール導体)153とが設けられている。   Further, a plurality of first power supply conductors (via hole conductors) 152 for connecting the power supply electrodes 121 and the output-side power supply pattern 144, the power supply electrodes 121, and the IC power supply terminals are mounted inside the multilayer wiring board 100. A plurality of second power supply conductors (via hole conductors) 151 for connecting the lands 111a and a plurality of ground connection conductors (via hole conductors) 153 for connecting the ground electrodes G and the ground side mounting lands 145 are provided. It has been.

この多層配線基板100によれば、ノイズ源であるIC160の電源端子に接続している電源配線(第2の電源供給導体151、第1の電源供給導体152、電源電極121、出力側電源供給パターン144)と外部電源に接続される電源供給配線(入力側実装用ランド142、入力側電源供給パターン141)とを空間的に分離し、それらの配線を3端子コンデンサ146を介して接続している。   According to the multilayer wiring board 100, the power supply wiring (second power supply conductor 151, first power supply conductor 152, power supply electrode 121, output side power supply pattern connected to the power supply terminal of the IC 160 that is a noise source. 144) and a power supply wiring (input-side mounting land 142, input-side power supply pattern 141) connected to an external power supply are spatially separated, and these wirings are connected via a three-terminal capacitor 146. .

しかし、この多層配線基板100は、電源配線を流れる高周波電流をグランドへ帰還させることは可能であるが、電源配線と電源供給配線が近接する場合、両者が電磁結合して高周波電流が多層配線基板100全体に伝搬してしまう。このため、不要放射ノイズを充分に低減することができないという問題点があった。図12は、この多層配線基板100の放射ノイズの測定結果を示す。
特開2003−297963号公報
However, the multilayer wiring board 100 can return the high-frequency current flowing through the power supply wiring to the ground. However, when the power supply wiring and the power supply wiring are close to each other, they are electromagnetically coupled to generate a high-frequency current. It propagates to the whole 100. For this reason, there was a problem that unnecessary radiation noise could not be reduced sufficiently. FIG. 12 shows the measurement result of the radiation noise of the multilayer wiring board 100.
JP 2003-297963 A

そこで、本発明の目的は、不要放射ノイズを十分に低減することができる多層配線基板を提供することにある。   Therefore, an object of the present invention is to provide a multilayer wiring board that can sufficiently reduce unnecessary radiation noise.

前記目的を達成するため、第1の発明に係る多層配線基板は、
(A)3端子型電子部品の入力端子が接続される入力側実装用ランド、該入力側実装用ランドに接続した入力側電源供給パターン、3端子型電子部品の出力端子が接続される出力側実装用ランド、該出力側実装用ランドに接続した出力側電源供給パターン及び3端子型電子部品のグランド端子が接続されるグランド側実装用ランドを、それぞれ裏面に設け、3端子型電子部品を裏面に実装する第1の信号電極層と、
グランド電極を表面に設けたグランド電極層と、
電源電極を表面に設けた電源電極層と、
ICを表面に実装する第2の信号電極層とが、第1の信号電極層、グランド電極層、電源電極層及び第2の信号電極層の順で積み上げられて積層体が構成され、
(B)電源電極と出力側電源供給パターンを接続するための複数の第1の電源供給導体と、
電源電極とICを接続するための複数の第2の電源供給導体と、
グランド電極とグランド側実装用ランドを電気的に接続するための複数のグランド接続導体とが、積層体内に設けられ、
(C)電源電極が、複数の第1の電源供給導体を介して、出力側電源供給パターンによって電源電極からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランドに電気的に接続され、
(D)平面透視状態で3端子型電子部品がICと重なるように配置され、
(E)グランド電極、グランド接続導体及びグランド側実装用ランドが、第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン及び入力側実装用ランドとが対向しないように配置されていること、
を特徴とする。
In order to achieve the above object, a multilayer wiring board according to a first invention is
(A) Input-side mounting land to which the input terminal of the three-terminal electronic component is connected, input-side power supply pattern connected to the input-side mounting land, and output side to which the output terminal of the three-terminal electronic component is connected A mounting land, an output-side power supply pattern connected to the output-side mounting land, and a ground-side mounting land to which a ground terminal of a three-terminal electronic component is connected are provided on the back surface, and the three-terminal electronic component is mounted on the back surface. A first signal electrode layer mounted on
A ground electrode layer having a ground electrode on its surface;
A power electrode layer provided with a power electrode on the surface;
The second signal electrode layer on which the IC is mounted on the surface is stacked in the order of the first signal electrode layer, the ground electrode layer, the power supply electrode layer, and the second signal electrode layer to form a laminate,
(B) a plurality of first power supply conductors for connecting the power electrode and the output-side power supply pattern;
A plurality of second power supply conductors for connecting the power electrode and the IC;
A plurality of ground connection conductors for electrically connecting the ground electrode and the ground side mounting land are provided in the laminate,
(C) The power supply electrode is connected to the output-side mounting land with a plurality of first power supply conductors and the current paths substantially bundled together as viewed from the power supply electrode by the output-side power supply pattern. Electrically connected,
(D) The three-terminal electronic component is disposed so as to overlap with the IC in a plan perspective state,
(E) a ground electrode, a ground connection conductor, and a ground side mounting land are a first power supply conductor, a second power supply conductor, a power electrode, an output side power supply pattern, an output side mounting land, and an input side power source The supply pattern and the input side mounting land are arranged so as not to face each other,
It is characterized by.

第2の発明に係る多層配線基板は、
(A)3端子型電子部品の入力端子が接続される入力側実装用ランド、3端子型電子部品の出力端子が接続される出力側実装用ランド、該出力側実装用ランドに接続した出力側電源供給パターン及び3端子型電子部品のグランド端子が接続されるグランド側実装用ランドを、それぞれ裏面に設け、3端子型電子部品を裏面に実装する第1の信号電極層と、
グランド電極を表面に設けたグランド電極層と、
電源電極を表面に設けた電源電極層と、
ICを表面に実装する第2の信号電極層とが、第1の信号電極層、グランド電極層、電源電極層及び第2の信号電極層の順で積み上げられて積層体が構成され、
(B)電源電極と出力側電源供給パターンを接続するための複数の第1の電源供給導体と、
電源電極とICを接続するための複数の第2の電源供給導体と、
グランド電極とグランド側実装用ランドを電気的に接続するための複数のグランド接続導体と、
入力側実装用ランドに接続する入力側電源供給パターンと、
入力側電源供給パターンと入力側実装用ランドを電気的に接続するための複数の第3の電源供給導体とが、積層体内に設けられ、
(C)電源電極が、複数の第1の電源供給導体を介して、出力側電源供給パターンによって電源電極からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランドに電気的に接続され、
(D)グランド電極、グランド接続導体及びグランド側実装用ランドが、第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン、入力側実装用ランド及び第3の電源供給導体とが対向しないように配置されていること、
を特徴とする。
The multilayer wiring board according to the second invention is
(A) Input side mounting land to which the input terminal of the three-terminal type electronic component is connected, output side mounting land to which the output terminal of the three-terminal type electronic component is connected, and output side connected to the output side mounting land A ground side mounting land to which a power supply pattern and a ground terminal of a three-terminal electronic component are connected is provided on the back surface, and a first signal electrode layer for mounting the three-terminal electronic component on the back surface;
A ground electrode layer having a ground electrode on its surface;
A power electrode layer provided with a power electrode on the surface;
The second signal electrode layer on which the IC is mounted on the surface is stacked in the order of the first signal electrode layer, the ground electrode layer, the power supply electrode layer, and the second signal electrode layer to form a laminate,
(B) a plurality of first power supply conductors for connecting the power electrode and the output-side power supply pattern;
A plurality of second power supply conductors for connecting the power electrode and the IC;
A plurality of ground connection conductors for electrically connecting the ground electrode and the ground side mounting land;
Input side power supply pattern connected to the input side mounting land,
A plurality of third power supply conductors for electrically connecting the input-side power supply pattern and the input-side mounting land are provided in the laminate,
(C) The power supply electrode is connected to the output-side mounting land with a plurality of first power supply conductors and the current paths substantially bundled together as viewed from the power supply electrode by the output-side power supply pattern. Electrically connected,
(D) The ground electrode, the ground connection conductor, and the ground side mounting land are the first power supply conductor, the second power supply conductor, the power electrode, the output side power supply pattern, the output side mounting land, and the input side power source. The supply pattern, the input side mounting land and the third power supply conductor are arranged so as not to face each other,
It is characterized by.

第3の発明に係る多層配線基板は、
(A)3端子型電子部品の入力端子が接続される入力側実装用ランド、該入力側実装用ランドに接続した入力側電源供給パターン、3端子型電子部品の出力端子が接続される出力側実装用ランド、該出力側実装用ランドに接続した出力側電源供給パターン及び3端子型電子部品のグランド端子が接続されるグランド側実装用ランドを、それぞれ裏面に設け、3端子型電子部品を裏面に実装する第1の信号電極層と、
電源電極を表面に設けた電源電極層と、
グランド電極を表面に設けたグランド電極層と、
ICを表面に実装する第2の信号電極層とが、第1の信号電極層、電源電極層、グランド電極層及び第2の信号電極層の順で積み上げられて積層体が構成され、
(B)電源電極と出力側電源供給パターンを接続するための複数の第1の電源供給導体と、
電源電極とICを接続するための複数の第2の電源供給導体と、
グランド電極とグランド側実装用ランドを電気的に接続するための複数のグランド接続導体とが、積層体内に設けられ、
(C)電源電極が、複数の第1の電源供給導体を介して、出力側電源供給パターンによって電源電極からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランドに電気的に接続され、
(D)第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン及び入力側実装用ランドとが対向しないように配置されていること、
を特徴とする。
A multilayer wiring board according to a third invention is
(A) Input-side mounting land to which the input terminal of the three-terminal electronic component is connected, input-side power supply pattern connected to the input-side mounting land, and output side to which the output terminal of the three-terminal electronic component is connected A mounting land, an output-side power supply pattern connected to the output-side mounting land, and a ground-side mounting land to which a ground terminal of a three-terminal electronic component is connected are provided on the back surface, and the three-terminal electronic component is mounted on the back surface. A first signal electrode layer mounted on
A power electrode layer provided with a power electrode on the surface;
A ground electrode layer having a ground electrode on its surface;
The second signal electrode layer on which the IC is mounted on the surface is stacked in the order of the first signal electrode layer, the power electrode layer, the ground electrode layer, and the second signal electrode layer to form a laminate,
(B) a plurality of first power supply conductors for connecting the power electrode and the output-side power supply pattern;
A plurality of second power supply conductors for connecting the power electrode and the IC;
A plurality of ground connection conductors for electrically connecting the ground electrode and the ground side mounting land are provided in the laminate,
(C) The power supply electrode is connected to the output-side mounting land with a plurality of first power supply conductors and the current paths substantially bundled together as viewed from the power supply electrode by the output-side power supply pattern. Electrically connected,
(D) The first power supply conductor, the second power supply conductor, the power electrode, the output side power supply pattern, and the output side mounting land are not opposed to the input side power supply pattern and the input side mounting land. Being placed,
It is characterized by.

本発明に係る多層配線基板においては、第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン及び入力側実装用ランドとが電磁的に分離され、両者は3端子型電子部品を介して接続している。   In the multilayer wiring board according to the present invention, the first power supply conductor, the second power supply conductor, the power electrode, the output side power supply pattern and the output side mounting land, the input side power supply pattern and the input side mounting The land is electromagnetically separated, and both are connected via a three-terminal electronic component.

本発明によれば、電源配線を流れる高周波電流をグランドへ帰還させることができるとともに、電源配線と電源供給配線を電磁的に分離できるため、高周波電流が多層配線基板全体に伝搬することを防止できる。この結果、不要放射ノイズを充分に低減することができる多層配線基板を得ることができる。   According to the present invention, the high-frequency current flowing through the power supply wiring can be fed back to the ground, and the power supply wiring and the power supply wiring can be electromagnetically separated, so that the high-frequency current can be prevented from propagating throughout the multilayer wiring board. . As a result, a multilayer wiring board capable of sufficiently reducing unnecessary radiation noise can be obtained.

以下に、本発明に係る多層配線基板の実施例について添付図面を参照して説明する。なお、各実施例において同じ部材、部分には共通する符号を付し、重複した説明は省略する。   Embodiments of a multilayer wiring board according to the present invention will be described below with reference to the accompanying drawings. In addition, the same code | symbol is attached | subjected to the same member and part in each Example, and the overlapping description is abbreviate | omitted.

(第1実施例、図1〜図3参照)
図1及び図2に示すように、第1実施例である多層配線基板3Aは、概略、第1の信号電極層40、グランド電極層30、電源電極層20及び第2の信号電極層10をこの順で積み上げて積層体を構成したものである。多層配線基板3Aの上面にはIC60が実装され、裏面には3端子コンデンサ46が実装される。
(Refer 1st Example and FIGS. 1-3)
As shown in FIGS. 1 and 2, the multilayer wiring board 3A according to the first embodiment roughly includes a first signal electrode layer 40, a ground electrode layer 30, a power electrode layer 20, and a second signal electrode layer 10. The laminate is constructed by stacking in this order. An IC 60 is mounted on the top surface of the multilayer wiring board 3A, and a three-terminal capacitor 46 is mounted on the back surface.

第1の信号電極層40は、絶縁性シートの裏面に、入力側実装用ランド42、該入力側実装用ランド42に接続された入力側電源供給パターン41、出力側実装用ランド43、該出力側実装用ランド43に接続された出力側電源供給パターン44及びグランド側実装用ランド45を設けたものである。   The first signal electrode layer 40 has an input side mounting land 42, an input side power supply pattern 41 connected to the input side mounting land 42, an output side mounting land 43, and the output on the back surface of the insulating sheet. An output side power supply pattern 44 and a ground side mounting land 45 connected to the side mounting land 43 are provided.

3端子コンデンサ46の入力端子46aは入力側実装用ランド42にはんだ付けされ、3端子コンデンサ46の出力端子46bは出力側実装用ランド43にはんだ付けされ、3端子コンデンサ46のグランド端子46cはグランド側実装用ランド45にはんだ付けされる。   The input terminal 46a of the three-terminal capacitor 46 is soldered to the input-side mounting land 42, the output terminal 46b of the three-terminal capacitor 46 is soldered to the output-side mounting land 43, and the ground terminal 46c of the three-terminal capacitor 46 is grounded. It is soldered to the side mounting land 45.

グランド電極層30は、絶縁性シートの表面全面にグランド電極Gを設けたものである。電源電極層20は、絶縁性シートの表面に電源電極21を設けたものである。第2の信号電極層10は、絶縁性シートの表面にIC実装用ランド11を設けたものである。IC実装用ランド11のうち電源端子実装用ランド12は、IC60の電源端子61と接続するためのものである。   The ground electrode layer 30 is obtained by providing the ground electrode G on the entire surface of the insulating sheet. The power electrode layer 20 is provided with a power electrode 21 on the surface of an insulating sheet. The second signal electrode layer 10 is obtained by providing an IC mounting land 11 on the surface of an insulating sheet. Of the IC mounting lands 11, the power terminal mounting lands 12 are for connection to the power terminals 61 of the IC 60.

さらに、多層配線基板3Aの内部には、電源電極21と出力側電源供給パターン44を接続するための複数の第1の電源供給導体(ビアホール導体)52と、電源電極21とIC電源端子実装用ランド12を接続するための複数の第2の電源供給導体(ビアホール導体)51と、グランド電極Gとグランド側実装用ランド45を接続するための複数のグランド接続導体(ビアホール導体)53とが設けられている。   Further, in the multilayer wiring board 3A, a plurality of first power supply conductors (via hole conductors) 52 for connecting the power supply electrodes 21 and the output-side power supply pattern 44, and the power supply electrodes 21 and IC power supply terminal mounting. A plurality of second power supply conductors (via hole conductors) 51 for connecting the lands 12 and a plurality of ground connection conductors (via hole conductors) 53 for connecting the ground electrode G and the ground side mounting land 45 are provided. It has been.

この多層配線基板3Aによれば、電源電極21が、複数の第1の電源供給導体52を介して、出力側電源供給パターン44によって電源電極21からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランド43に電気的に接続されている。   According to this multilayer wiring board 3A, the power supply electrode 21 is bundled substantially in one current path as viewed from the power supply electrode 21 by the output-side power supply pattern 44 via the plurality of first power supply conductors 52. In this state, it is electrically connected to the output side mounting land 43.

さらに、ノイズ源であるIC60の電源端子61に接続している電源配線(第2の電源供給導体51、電源電極21、第1の電源供給導体52、出力側電源供給パターン44)と外部電源に接続される電源供給配線(入力側実装用ランド42、入力側電源供給パターン41)とを空間的に分離し、それらの配線を3端子コンデンサ46を介して接続している。   Furthermore, the power supply wiring (second power supply conductor 51, power supply electrode 21, first power supply conductor 52, output power supply pattern 44) connected to the power supply terminal 61 of the IC 60, which is a noise source, and an external power supply are connected. The power supply wirings to be connected (the input-side mounting land 42 and the input-side power supply pattern 41) are spatially separated, and these wirings are connected via a three-terminal capacitor 46.

従って、IC60の電源端子61に発生するノイズは、IC60の電源端子61,電源端子実装用ランド12、第2の電源供給導体51、電源電極21、第1の電源供給導体52、出力側電源供給パターン44、出力側実装用ランド43、3端子コンデンサ46、入力側実装用ランド42,入力側電源供給パターン41の順に伝搬される。つまり、高周波電流の伝搬経路が実質上一つとなり、高周波電流が必ず3端子コンデンサ46を経由する構造となる。これにより、3端子コンデンサ46のノイズ除去効果を発揮することができる。   Therefore, the noise generated at the power terminal 61 of the IC 60 is the power terminal 61 of the IC 60, the power terminal mounting land 12, the second power supply conductor 51, the power electrode 21, the first power supply conductor 52, and the output side power supply. The pattern 44, the output-side mounting land 43, the three-terminal capacitor 46, the input-side mounting land 42, and the input-side power supply pattern 41 are propagated in this order. That is, the propagation path of the high frequency current is substantially one, and the high frequency current always passes through the three-terminal capacitor 46. Thereby, the noise removal effect of the three-terminal capacitor 46 can be exhibited.

また、グランド電極G、グランド接続導体53及びグランド側実装用ランド45が、第1の電源供給導体52、第2の電源供給導体51、電源電極21、出力側電源供給パターン44及び出力側実装用ランド43と、入力側電源供給パターン41及び入力側実装用ランド42とが、直接に対向しないように、電源電極21と入力側電源供給パターン41との間に配置されている。   The ground electrode G, the ground connection conductor 53, and the ground side mounting land 45 include the first power supply conductor 52, the second power supply conductor 51, the power electrode 21, the output side power supply pattern 44, and the output side mounting land. The land 43, the input-side power supply pattern 41, and the input-side mounting land 42 are disposed between the power supply electrode 21 and the input-side power supply pattern 41 so as not to directly face each other.

これにより、電源電極21と入力側電源供給パターン41との間の電磁結合が遮断され、高周波電流が3端子コンデンサ46を経由しないで入力側電源供給パターン41へ伝搬するのを防止できる。   Thereby, the electromagnetic coupling between the power supply electrode 21 and the input-side power supply pattern 41 is cut off, and it is possible to prevent the high-frequency current from propagating to the input-side power supply pattern 41 without passing through the three-terminal capacitor 46.

なお、グランド電極Gはグランド電極層30全面に形成されているが、この実装構造による効果を得るためには、第1の電源供給導体52、第2の電源供給導体51、電源電極21、出力側電源供給パターン44及び出力側実装用ランド43と、入力側電源供給パターン41及び入力側実装用ランド42とが直接に対向しなければよい。従って、グランド電極Gは、入力側電源供給パターン41及び入力側実装用ランド42に対向し、その大きさは少なくとも入力側電源供給パターン41及び入力側実装用ランド42を合わせた大きさと同じだけあればよい。   Although the ground electrode G is formed on the entire surface of the ground electrode layer 30, in order to obtain the effect of this mounting structure, the first power supply conductor 52, the second power supply conductor 51, the power electrode 21, and the output The side power supply pattern 44 and the output side mounting land 43 may not be directly opposed to the input side power supply pattern 41 and the input side mounting land 42. Accordingly, the ground electrode G faces the input-side power supply pattern 41 and the input-side mounting land 42, and its size is at least as large as the combined size of the input-side power supply pattern 41 and the input-side mounting land 42. That's fine.

さらに、多層配線基板3Aを平面透視したときに、3端子コンデンサ46がIC60と重なるように配置されている。これにより、IC60の電源端子61から出力側実装用ランド43への配線距離が短くなり、電源配線によって生じるインダクタンス及び電気抵抗による3端子コンデンサ46の電気特性劣化を小さくすることができる。   Further, the three-terminal capacitor 46 is disposed so as to overlap the IC 60 when the multilayer wiring board 3A is seen through in plan. As a result, the wiring distance from the power supply terminal 61 of the IC 60 to the output-side mounting land 43 is shortened, and the deterioration of the electrical characteristics of the three-terminal capacitor 46 due to the inductance and electrical resistance caused by the power supply wiring can be reduced.

本第1実施例によれば、電源配線を流れる高周波電流をグランドへ帰還させることができるとともに、電源配線と電源供給配線を電磁的に分離できるため、高周波電流が多層配線基板全体に伝搬してしまうおそれがなくなる。この結果、IC60への電源供給配線を伝搬する不要放射ノイズを充分に低減することができる。図3は、多層配線基板3Aの放射ノイズの測定結果を示すグラフである。   According to the first embodiment, the high-frequency current flowing through the power supply wiring can be fed back to the ground, and the power supply wiring and the power supply wiring can be electromagnetically separated, so that the high-frequency current propagates throughout the multilayer wiring board. There is no fear of it. As a result, unnecessary radiation noise propagating through the power supply wiring to the IC 60 can be sufficiently reduced. FIG. 3 is a graph showing measurement results of radiation noise of the multilayer wiring board 3A.

(第2実施例、図4〜図6参照)
次に、第2実施例である多層配線基板3Bについて、図4〜図6を参照して説明する。この多層配線基板3Bは、前記多層配線基板3Aと基本的には同様の構成を備え、異なるのは、入力側電源供給パターン41が積層体の内部に配設されていること、並びに、平面透視したときに3端子コンデンサ46がIC60から半分重なる程度に比較的離れて配置されていることである。なお、多層配線基板3Bの内部には、入力側実装用ランド42と入力側電源供給パターン41を接続するための複数の第3の電源供給導体(ビアホール導体)54が設けられている。
(Refer 2nd Example and FIGS. 4-6)
Next, a multilayer wiring board 3B according to a second embodiment will be described with reference to FIGS. The multilayer wiring board 3B has basically the same configuration as the multilayer wiring board 3A, except that the input-side power supply pattern 41 is disposed inside the laminate, and is seen through in plan view. In this case, the three-terminal capacitor 46 is arranged relatively far from the IC 60 so as to be half overlapped. A plurality of third power supply conductors (via hole conductors) 54 for connecting the input-side mounting lands 42 and the input-side power supply pattern 41 are provided inside the multilayer wiring board 3B.

この多層配線基板3Bによれば、電源電極21が、複数の第1の電源供給導体52を介して、出力側電源供給パターン44によって電源電極21からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランド43に電気的に接続されている。   According to this multilayer wiring board 3B, the power supply electrode 21 is bundled substantially in one current path as viewed from the power supply electrode 21 by the output-side power supply pattern 44 via the plurality of first power supply conductors 52. In this state, it is electrically connected to the output side mounting land 43.

さらに、ノイズ源であるIC60の電源端子61に接続している電源配線(第2の電源供給導体51、第1の電源供給導体52、電源電極21、出力側電源供給パターン44)と外部電源に接続される電源供給配線(入力側実装用ランド42、第3の電源供給導体54、入力側電源供給パターン41)とを空間的に分離し、それらの配線を3端子コンデンサ46を介して接続している。   Further, the power supply wiring (second power supply conductor 51, first power supply conductor 52, power supply electrode 21, output side power supply pattern 44) connected to the power supply terminal 61 of the IC 60, which is a noise source, and an external power supply are connected. The connected power supply wiring (input side mounting land 42, third power supply conductor 54, input side power supply pattern 41) is spatially separated, and these wirings are connected via a three-terminal capacitor 46. ing.

また、グランド電極G、グランド接続導体53及びグランド側実装用ランド45が、第1の電源供給導体52、第2の電源供給導体51、電源電極21、出力側電源供給パターン44及び出力側実装用ランド43と、入力側電源供給パターン41、第3の電源供給導体54及び入力側実装用ランド42とが、直接に対向しないように、電源電極21と入力側電源供給パターン41との間に配置されている。   The ground electrode G, the ground connection conductor 53, and the ground side mounting land 45 include the first power supply conductor 52, the second power supply conductor 51, the power electrode 21, the output side power supply pattern 44, and the output side mounting land. The land 43 is arranged between the power supply electrode 21 and the input-side power supply pattern 41 so that the input-side power supply pattern 41, the third power supply conductor 54, and the input-side mounting land 42 do not directly face each other. Has been.

これにより、電源電極21と入力側電源供給パターン41との間の電磁結合が遮断され、高周波電流が3端子コンデンサ46を経由しないで入力側電源供給パターン41へ伝搬するのを防止できる。   Thereby, the electromagnetic coupling between the power supply electrode 21 and the input-side power supply pattern 41 is cut off, and it is possible to prevent the high-frequency current from propagating to the input-side power supply pattern 41 without passing through the three-terminal capacitor 46.

図6は、多層配線基板3Bの放射ノイズの測定結果を示すグラフである。多層配線基板3Bは前記多層配線基板3Aより若干だけ不要放射ノイズの低減効果が劣るが、ノイズ低減を十分に達成している。   FIG. 6 is a graph showing a measurement result of radiation noise of the multilayer wiring board 3B. The multilayer wiring board 3B is slightly inferior in reducing unnecessary radiation noise to a slight degree than the multilayer wiring board 3A, but sufficiently achieves noise reduction.

(第3実施例、図7〜図9参照)
次に、第3実施例である多層配線基板3Cについて、図7〜図9を参照して説明する。この多層配線基板3Cは、前記多層配線基板3Aと基本的には同様の構成を備え、異なるのは、第1の信号電極層40、電源電極層20、グランド電極層30及び第2の信号電極層10をこの順で積み上げて積層体を構成したことである。
(Refer to the third embodiment, FIGS. 7 to 9)
Next, a multilayer wiring board 3C according to a third embodiment will be described with reference to FIGS. The multilayer wiring board 3C has basically the same configuration as the multilayer wiring board 3A, except that the first signal electrode layer 40, the power electrode layer 20, the ground electrode layer 30, and the second signal electrode are different. That is, the layers 10 are stacked in this order to form a laminate.

そして、第1の電源供給導体52、第2の電源供給導体51、電源電極21、出力側電源供給パターン44及び出力側実装用ランド43と、入力側電源供給パターン41及び入力側実装用ランド42とが対向しないように配置されている。即ち、多層配線基板3Cを平面透視したとき、入力側電源供給パターン41及び入力側実装用ランド43が、第1の電源供給導体52、第2の電源供給導体51、電源電極21、出力側電源供給パターン44及び出力側実装用ランド43に一部でも重ならないように配置されている。   The first power supply conductor 52, the second power supply conductor 51, the power electrode 21, the output-side power supply pattern 44 and the output-side mounting land 43, the input-side power supply pattern 41 and the input-side mounting land 42. And are arranged so as not to face each other. That is, when the multilayer wiring board 3C is seen through the plane, the input-side power supply pattern 41 and the input-side mounting land 43 include the first power supply conductor 52, the second power supply conductor 51, the power electrode 21, and the output side power supply. The supply pattern 44 and the output side mounting land 43 are arranged so as not to overlap even part.

これにより、構造上、電源電極21と入力側電源供給パターン41との間に、電磁結合遮断のためのグランド電極Gを配置することができない多層配線基板であっても、第1の電源供給導体52、第2の電源供給導体51、電源電極21、出力側電源供給パターン44及び出力側実装用ランド43と、入力側電源供給パターン41及び入力側実装用ランド42と間の電磁結合を小さくすることができ、高周波電流が3端子コンデンサ46を経由しないで入力側電源供給パターン41へ伝搬するのを防止できる。図9は、多層配線基板3Cの放射ノイズの測定結果を示すグラフである。   Thus, even in the case of a multilayer wiring board in which the ground electrode G for electromagnetic coupling interruption cannot be disposed between the power supply electrode 21 and the input-side power supply pattern 41 due to the structure, the first power supply conductor 52, the electromagnetic coupling among the second power supply conductor 51, the power electrode 21, the output side power supply pattern 44 and the output side mounting land 43, and the input side power supply pattern 41 and the input side mounting land 42 is reduced. Therefore, it is possible to prevent the high-frequency current from propagating to the input-side power supply pattern 41 without passing through the three-terminal capacitor 46. FIG. 9 is a graph showing measurement results of radiation noise of the multilayer wiring board 3C.

(他の実施例)
なお、本発明に係る多層配線基板は前記実施例に限定するものではなく、その要旨の範囲内で種々に変更することができることは勿論である。
(Other examples)
The multilayer wiring board according to the present invention is not limited to the above-described embodiment, and can be variously modified within the scope of the gist thereof.

本発明に係る多層配線基板の第1実施例を示す模式分解斜視図。1 is a schematic exploded perspective view showing a first embodiment of a multilayer wiring board according to the present invention. 図1に示した多層配線基板の模式断面図。FIG. 2 is a schematic cross-sectional view of the multilayer wiring board shown in FIG. 図1に示した多層配線基板の放射ノイズの測定結果を示すグラフ。The graph which shows the measurement result of the radiation noise of the multilayer wiring board shown in FIG. 本発明に係る多層配線基板の第2実施例を示す模式分解斜視図。The schematic exploded perspective view which shows 2nd Example of the multilayer wiring board based on this invention. 図4に示した多層配線基板の模式断面図。FIG. 5 is a schematic cross-sectional view of the multilayer wiring board shown in FIG. 4. 図4に示した多層配線基板の放射ノイズの測定結果を示すグラフ。The graph which shows the measurement result of the radiation noise of the multilayer wiring board shown in FIG. 本発明に係る多層配線基板の第3実施例を示す模式分解斜視図。The schematic exploded perspective view which shows 3rd Example of the multilayer wiring board based on this invention. 図7に示した多層配線基板の模式断面図。FIG. 8 is a schematic cross-sectional view of the multilayer wiring board shown in FIG. 7. 図7に示した多層配線基板の放射ノイズの測定結果を示すグラフ。The graph which shows the measurement result of the radiation noise of the multilayer wiring board shown in FIG. 従来の多層配線基板を示す模式分解斜視図。The model exploded perspective view which shows the conventional multilayer wiring board. 図10に示した多層配線基板の模式断面図。FIG. 11 is a schematic cross-sectional view of the multilayer wiring board shown in FIG. 10. 図10に示した多層配線基板の放射ノイズの測定結果を示すグラフ。The graph which shows the measurement result of the radiation noise of the multilayer wiring board shown in FIG.

符号の説明Explanation of symbols

3A,3B,3C…多層配線基板
10…第2の信号電極層
20…電源電極層
21…電源電極
30…グランド電極層
40…第1の信号電極層
41…入力側電源供給パターン
42…入力側実装用ランド
43…出力側実装用ランド
44…出力側電源供給パターン
45…グランド側実装用ランド
46…3端子コンデンサ
51…第2の電源供給導体
52…第1の電源供給導体
53…グランド接続導体
60…IC
G…グランド電極
3A, 3B, 3C ... multilayer wiring board 10 ... second signal electrode layer 20 ... power electrode layer 21 ... power electrode 30 ... ground electrode layer 40 ... first signal electrode layer 41 ... input side power supply pattern 42 ... input side Mounting land 43 ... Output side mounting land 44 ... Output side power supply pattern 45 ... Ground side mounting land 46 ... 3-terminal capacitor 51 ... Second power supply conductor 52 ... First power supply conductor 53 ... Ground connection conductor 60 ... IC
G ... Ground electrode

Claims (3)

(A)3端子型電子部品の入力端子が接続される入力側実装用ランド、該入力側実装用ランドに接続した入力側電源供給パターン、3端子型電子部品の出力端子が接続される出力側実装用ランド、該出力側実装用ランドに接続した出力側電源供給パターン及び3端子型電子部品のグランド端子が接続されるグランド側実装用ランドを、それぞれ裏面に設け、3端子型電子部品を裏面に実装する第1の信号電極層と、
グランド電極を表面に設けたグランド電極層と、
電源電極を表面に設けた電源電極層と、
ICを表面に実装する第2の信号電極層とが、第1の信号電極層、グランド電極層、電源電極層及び第2の信号電極層の順で積み上げられて積層体が構成され、
(B)電源電極と出力側電源供給パターンを接続するための複数の第1の電源供給導体と、
電源電極とICを接続するための複数の第2の電源供給導体と、
グランド電極とグランド側実装用ランドを電気的に接続するための複数のグランド接続導体とが、積層体内に設けられ、
(C)電源電極が、複数の第1の電源供給導体を介して、出力側電源供給パターンによって電源電極からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランドに電気的に接続され、
(D)平面透視状態で3端子型電子部品がICと重なるように配置され、
(E)グランド電極、グランド接続導体及びグランド側実装用ランドが、第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン及び入力側実装用ランドとが対向しないように配置されていること、
を特徴とする多層配線基板。
(A) Input-side mounting land to which the input terminal of the three-terminal electronic component is connected, input-side power supply pattern connected to the input-side mounting land, and output side to which the output terminal of the three-terminal electronic component is connected A mounting land, an output-side power supply pattern connected to the output-side mounting land, and a ground-side mounting land to which a ground terminal of a three-terminal electronic component is connected are provided on the back surface, and the three-terminal electronic component is mounted on the back surface. A first signal electrode layer mounted on
A ground electrode layer having a ground electrode on its surface;
A power electrode layer provided with a power electrode on the surface;
The second signal electrode layer on which the IC is mounted on the surface is stacked in the order of the first signal electrode layer, the ground electrode layer, the power supply electrode layer, and the second signal electrode layer to form a laminate,
(B) a plurality of first power supply conductors for connecting the power electrode and the output-side power supply pattern;
A plurality of second power supply conductors for connecting the power electrode and the IC;
A plurality of ground connection conductors for electrically connecting the ground electrode and the ground side mounting land are provided in the laminate,
(C) The power supply electrode is connected to the output-side mounting land with a plurality of first power supply conductors and the current paths substantially bundled together as viewed from the power supply electrode by the output-side power supply pattern. Electrically connected,
(D) The three-terminal electronic component is disposed so as to overlap with the IC in a plan perspective state,
(E) a ground electrode, a ground connection conductor, and a ground-side mounting land include a first power supply conductor, a second power supply conductor, a power electrode, an output-side power supply pattern, an output-side mounting land, and an input-side power supply The supply pattern and the input side mounting land are arranged so as not to face each other,
A multilayer wiring board characterized by
(A)3端子型電子部品の入力端子が接続される入力側実装用ランド、3端子型電子部品の出力端子が接続される出力側実装用ランド、該出力側実装用ランドに接続した出力側電源供給パターン及び3端子型電子部品のグランド端子が接続されるグランド側実装用ランドを、それぞれ裏面に設け、3端子型電子部品を裏面に実装する第1の信号電極層と、
グランド電極を表面に設けたグランド電極層と、
電源電極を表面に設けた電源電極層と、
ICを表面に実装する第2の信号電極層とが、第1の信号電極層、グランド電極層、電源電極層及び第2の信号電極層の順で積み上げられて積層体が構成され、
(B)電源電極と出力側電源供給パターンを接続するための複数の第1の電源供給導体と、
電源電極とICを接続するための複数の第2の電源供給導体と、
グランド電極とグランド側実装用ランドを電気的に接続するための複数のグランド接続導体と、
入力側実装用ランドに接続する入力側電源供給パターンと、
入力側電源供給パターンと入力側実装用ランドを電気的に接続するための複数の第3の電源供給導体とが、積層体内に設けられ、
(C)電源電極が、複数の第1の電源供給導体を介して、出力側電源供給パターンによって電源電極からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランドに電気的に接続され、
(D)グランド電極、グランド接続導体及びグランド側実装用ランドが、第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン、入力側実装用ランド及び第3の電源供給導体とが対向しないように配置されていること、
を特徴とする多層配線基板。
(A) Input side mounting land to which the input terminal of the three-terminal type electronic component is connected, output side mounting land to which the output terminal of the three-terminal type electronic component is connected, and output side connected to the output side mounting land A ground side mounting land to which a power supply pattern and a ground terminal of a three-terminal electronic component are connected is provided on the back surface, and a first signal electrode layer for mounting the three-terminal electronic component on the back surface;
A ground electrode layer having a ground electrode on its surface;
A power electrode layer provided with a power electrode on the surface;
The second signal electrode layer on which the IC is mounted on the surface is stacked in the order of the first signal electrode layer, the ground electrode layer, the power supply electrode layer, and the second signal electrode layer to form a laminate,
(B) a plurality of first power supply conductors for connecting the power electrode and the output-side power supply pattern;
A plurality of second power supply conductors for connecting the power electrode and the IC;
A plurality of ground connection conductors for electrically connecting the ground electrode and the ground side mounting land;
Input side power supply pattern connected to the input side mounting land,
A plurality of third power supply conductors for electrically connecting the input-side power supply pattern and the input-side mounting land are provided in the laminate,
(C) The power supply electrode is connected to the output-side mounting land with a plurality of first power supply conductors and the current paths substantially bundled together as viewed from the power supply electrode by the output-side power supply pattern. Electrically connected,
(D) The ground electrode, the ground connection conductor, and the ground side mounting land are the first power supply conductor, the second power supply conductor, the power electrode, the output side power supply pattern, the output side mounting land, and the input side power source. The supply pattern, the input side mounting land and the third power supply conductor are arranged so as not to face each other,
A multilayer wiring board characterized by
(A)3端子型電子部品の入力端子が接続される入力側実装用ランド、該入力側実装用ランドに接続した入力側電源供給パターン、3端子型電子部品の出力端子が接続される出力側実装用ランド、該出力側実装用ランドに接続した出力側電源供給パターン及び3端子型電子部品のグランド端子が接続されるグランド側実装用ランドを、それぞれ裏面に設け、3端子型電子部品を裏面に実装する第1の信号電極層と、
電源電極を表面に設けた電源電極層と、
グランド電極を表面に設けたグランド電極層と、
ICを表面に実装する第2の信号電極層とが、第1の信号電極層、電源電極層、グランド電極層及び第2の信号電極層の順で積み上げられて積層体が構成され、
(B)電源電極と出力側電源供給パターンを接続するための複数の第1の電源供給導体と、
電源電極とICを接続するための複数の第2の電源供給導体と、
グランド電極とグランド側実装用ランドを電気的に接続するための複数のグランド接続導体とが、積層体内に設けられ、
(C)電源電極が、複数の第1の電源供給導体を介して、出力側電源供給パターンによって電源電極からみて電流経路が実質的に一つに束ねられた状態で、出力側実装用ランドに電気的に接続され、
(D)第1の電源供給導体、第2の電源供給導体、電源電極、出力側電源供給パターン及び出力側実装用ランドと、入力側電源供給パターン及び入力側実装用ランドとが対向しないように配置されていること、
を特徴とする多層配線基板。
(A) Input-side mounting land to which the input terminal of the three-terminal electronic component is connected, input-side power supply pattern connected to the input-side mounting land, and output side to which the output terminal of the three-terminal electronic component is connected A mounting land, an output-side power supply pattern connected to the output-side mounting land, and a ground-side mounting land to which a ground terminal of a three-terminal electronic component is connected are provided on the back surface, and the three-terminal electronic component is mounted on the back surface. A first signal electrode layer mounted on
A power electrode layer provided with a power electrode on the surface;
A ground electrode layer having a ground electrode on its surface;
The second signal electrode layer on which the IC is mounted on the surface is stacked in the order of the first signal electrode layer, the power electrode layer, the ground electrode layer, and the second signal electrode layer to form a laminate,
(B) a plurality of first power supply conductors for connecting the power electrode and the output-side power supply pattern;
A plurality of second power supply conductors for connecting the power electrode and the IC;
A plurality of ground connection conductors for electrically connecting the ground electrode and the ground side mounting land are provided in the laminate,
(C) The power supply electrode is connected to the output-side mounting land with a plurality of first power supply conductors and the current paths substantially bundled together as viewed from the power supply electrode by the output-side power supply pattern. Electrically connected,
(D) The first power supply conductor, the second power supply conductor, the power electrode, the output side power supply pattern, and the output side mounting land are not opposed to the input side power supply pattern and the input side mounting land. Being placed,
A multilayer wiring board characterized by
JP2006158986A 2006-06-07 2006-06-07 Multilayer wiring board Active JP4893114B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006158986A JP4893114B2 (en) 2006-06-07 2006-06-07 Multilayer wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006158986A JP4893114B2 (en) 2006-06-07 2006-06-07 Multilayer wiring board

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011185904A Division JP5141806B2 (en) 2011-08-29 2011-08-29 Multilayer wiring board

Publications (2)

Publication Number Publication Date
JP2007329282A true JP2007329282A (en) 2007-12-20
JP4893114B2 JP4893114B2 (en) 2012-03-07

Family

ID=38929552

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006158986A Active JP4893114B2 (en) 2006-06-07 2006-06-07 Multilayer wiring board

Country Status (1)

Country Link
JP (1) JP4893114B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013140952A (en) * 2011-12-08 2013-07-18 Canon Inc Printed circuit board and printed wiring board
KR101918919B1 (en) 2016-05-13 2018-11-15 가부시키가이샤 무라타 세이사쿠쇼 Mounted structure of laminated capacitor, and method of mounting laminated capacitor
JPWO2022024560A1 (en) * 2020-07-29 2022-02-03

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11261238A (en) * 1998-03-13 1999-09-24 Canon Inc Multi-layer printed wiring board and electronic device mounted there with
JP2000323801A (en) * 1999-05-12 2000-11-24 Shinko Electric Ind Co Ltd Wiring board containing capacitor
JP2001060770A (en) * 1999-08-23 2001-03-06 Fuji Xerox Co Ltd Printed wiring board
JP2001223449A (en) * 2000-02-09 2001-08-17 Toshiba Corp Multilayer printed board
JP2003297963A (en) * 2002-04-03 2003-10-17 Matsushita Electric Ind Co Ltd Multi-layer circuit board and electronic apparatus

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11261238A (en) * 1998-03-13 1999-09-24 Canon Inc Multi-layer printed wiring board and electronic device mounted there with
JP2000323801A (en) * 1999-05-12 2000-11-24 Shinko Electric Ind Co Ltd Wiring board containing capacitor
JP2001060770A (en) * 1999-08-23 2001-03-06 Fuji Xerox Co Ltd Printed wiring board
JP2001223449A (en) * 2000-02-09 2001-08-17 Toshiba Corp Multilayer printed board
JP2003297963A (en) * 2002-04-03 2003-10-17 Matsushita Electric Ind Co Ltd Multi-layer circuit board and electronic apparatus

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013140952A (en) * 2011-12-08 2013-07-18 Canon Inc Printed circuit board and printed wiring board
KR101918919B1 (en) 2016-05-13 2018-11-15 가부시키가이샤 무라타 세이사쿠쇼 Mounted structure of laminated capacitor, and method of mounting laminated capacitor
US10299369B2 (en) 2016-05-13 2019-05-21 Murata Manufacturing Co., Ltd. Mounted structure of laminated capacitor, and method of mounting laminated capacitor
JPWO2022024560A1 (en) * 2020-07-29 2022-02-03
WO2022024560A1 (en) * 2020-07-29 2022-02-03 株式会社村田製作所 Circuit board, and electronic device
JP7414147B2 (en) 2020-07-29 2024-01-16 株式会社村田製作所 Circuit boards and electronic equipment

Also Published As

Publication number Publication date
JP4893114B2 (en) 2012-03-07

Similar Documents

Publication Publication Date Title
JP5034453B2 (en) Electronic component built-in multilayer board
KR101385167B1 (en) Printed circuit board
US9515027B2 (en) Printed circuit board
JP4860990B2 (en) Circuit connection structure and printed circuit board
US9345140B2 (en) Printed circuit board
JP2009027140A (en) Printed circuit board
JP2007173665A (en) Printed circuit board
US9699887B2 (en) Circuit board and electronic device
JP2004128409A (en) Integrated circuit chip module
JP5402830B2 (en) Multilayer wiring board
JP6504960B2 (en) Printed board
JP2006222370A (en) Circuit board combining different material
JP4893114B2 (en) Multilayer wiring board
JP5439900B2 (en) Land structure
EP2728976B1 (en) Printed circuit board with reduced emission of electro-magnetic radiation
JP6425632B2 (en) Printed board
JP5141806B2 (en) Multilayer wiring board
JP2007335618A (en) Printed circuit board
JP2009224735A (en) Multilayer printed circuit board and electronic equipment using the same
JP2013115110A (en) Printed wiring board of step structure
JP2011146454A (en) Noise countermeasure structure
JP2007173669A (en) Multilayered circuit board and integrated circuit package
JP5454991B2 (en) Land structure
EP1893011B1 (en) Semiconductor circuit board and semiconductor circuit
WO2012153835A1 (en) Printed wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090512

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110624

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110628

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110829

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111122

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111205

R150 Certificate of patent or registration of utility model

Ref document number: 4893114

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150106

Year of fee payment: 3