CN111427835A - Network-on-chip design method and device based on hybrid routing algorithm - Google Patents
Network-on-chip design method and device based on hybrid routing algorithm Download PDFInfo
- Publication number
- CN111427835A CN111427835A CN202010173983.4A CN202010173983A CN111427835A CN 111427835 A CN111427835 A CN 111427835A CN 202010173983 A CN202010173983 A CN 202010173983A CN 111427835 A CN111427835 A CN 111427835A
- Authority
- CN
- China
- Prior art keywords
- nodes
- node
- network
- chip
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 238000013461 design Methods 0.000 title claims description 18
- 238000012545 processing Methods 0.000 claims abstract description 57
- 230000003044 adaptive effect Effects 0.000 claims abstract description 13
- 230000006870 function Effects 0.000 claims description 30
- 230000005540 biological transmission Effects 0.000 abstract description 33
- 238000004590 computer program Methods 0.000 description 6
- 238000004891 communication Methods 0.000 description 5
- 238000005457 optimization Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000011161 development Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000006872 improvement Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 238000012827 research and development Methods 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000002054 transplantation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17306—Intercommunication techniques
- G06F15/17312—Routing techniques specific to parallel machines, e.g. wormhole, store and forward, shortest path problem congestion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
- G06F15/7825—Globally asynchronous, locally synchronous, e.g. network on chip
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention provides a method and a device for designing a network on chip based on a hybrid routing algorithm, wherein the method comprises the following steps: dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip; arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes; the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups. The invention realizes the data transmission among different nodes by using different routing algorithms based on the data transmission characteristics and the arrangement modes of different types of nodes, thereby improving the performance of the network on chip and the whole chip.
Description
Technical Field
The present invention relates to the field of computers, and more particularly, to a method and an apparatus for designing a network on chip based on a hybrid routing algorithm.
Background
With the development of chip technology and the continuous improvement of complexity of application scenes, for a complex function chip needing to deal with the complex scenes, the realization mode of a single framework causes too high dependence degree between the complexity and different functions, thereby greatly prolonging the research and development period and hardly meeting the application requirements. This type of chip (e.g., a cell phone chip, a general purpose processor chip, an AI chip, etc.) is beginning to widely adopt an architecture that integrates multiple cores with different functions — different core modules are dedicated to implementing and optimizing specific functions, and then communicate and cooperate in a bus manner to complete the complete chip function. The method has the advantages that firstly, each core module can be developed in parallel, and the development period is shortened; and secondly, the core module with single function can realize transplantation and reuse in multiple chips, and reduce the research and development investment of new chips. At present, most processors are designed and implemented in a modular/modularized manner.
The chip bus is an internal structure and is a common channel for transmitting information among modules and modules. Similar to a bus in a computer system, a bus inside a chip also needs to implement a set of unified bus protocol and architecture, so that each module and module in the chip can communicate with any other module and module through the bus, thereby cooperatively completing the complete functions of the chip. With the increasing complexity of chip structures, the research of networks on chip (NoC) is continuously advanced and practiced, and various network structures are proposed, and in general, most networks on chip still adopt a two-dimensional Mesh (2D Mesh) manner.
Each node of a two-dimensional grid (Mesh) network is connected with nodes in four directions of east, west, south and north to form a grid structure, communication links between every two nodes can be multiple, and the most idle data path at present can be found through an efficient routing algorithm for communication in actual communication, so that the communication efficiency is improved, meanwhile, the structure has high expandability, the network of M x N nodes can be conveniently constructed, the shape of the network is very regular, and the realization of a hardware layout is facilitated, as shown in fig. 1.
Conventionally, in a 2D Mesh network, according to different actual requirements, there are a plurality of different routing algorithms, such as various shortest path routing algorithms focusing on data transmission speed, various load balancing algorithms focusing on avoiding data congestion, and deadlock-free algorithms focusing on avoiding deadlock. The most common of them are various algorithms with emphasis optimization based on basic XY algorithm. The basic XY algorithm assigns serial numbers to all nodes on the 2D Mesh according to two directions of an X axis (transverse direction) and a Y axis (longitudinal direction), each node has a unique coordinate, and the coordinates are continuous. During data transmission, the data is transmitted along the X axis, reaches the same X axis coordinate of the destination node, and then is transmitted along the Y axis until the destination node is reached.
The basic XY algorithm has the advantages of simple logic, high transmission efficiency under ideal conditions, no deadlock, easy realization and the like. But at the same time, the disadvantage is also obvious, and the algorithm is a general algorithm, is lack of optimization for a specific transmission path, and is easy to generate data congestion among nodes in a large amount of data exchange sets in practical application. Therefore, in an actual chip, optimization is often performed by adding a self-adaptive adjusting path or adding a priority to optimize a specific path according to application requirements.
To improve efficiency, many networks on chip have begun to employ various improved multi-path adaptive routing algorithms. That is, the selectable paths between two nodes are multiple, and according to the historical state or the current state of the network, which path should be selected is judged. In such a way, efficient data transmission may be locally formed, but if the scale of the network on chip is too large, on one hand, monitoring and collecting the state of the network on chip may bring large resource overhead, which affects the efficiency; on the other hand, a plurality of nodes make judgment according to the same state information, tend to the same path, and are likely to be congested.
With the development of application fields (such as scenarios like AI), in different application fields, the network on chip has more common characteristics and optimizable directions, and more importantly, each node in the network on chip is more and more specialized in function. For example, a conventional network on chip with multiple processing cores is often in a symmetrical relationship, that is, different nodes are likely to be the same design and are only used for processing similar tasks in parallel to achieve overall performance acceleration. And at present, more network-on-chip nodes are designed in a customized manner aiming at a certain function or a certain class of functions, so that the efficiency is improved, and the network-on-chip nodes are specially used for processing the functions. Meanwhile, in order to improve efficiency, a plurality of high-speed device interfaces are also directly hung on the network on chip as nodes (instead of the traditional method that all devices are hung on one control node for management). These changes, on the one hand, result in an increase in the size of the network on chip, and, on the other hand, result in different characteristics between different nodes for data transmission of the network on chip.
In the prior art, no matter a basic XY routing algorithm or a routing algorithm subjected to specific optimization is adopted, the whole network on chip is regarded as a unified whole, and the optimization under the thought is usually incapable of improving the efficiency of the whole when the large-scale asymmetric network on chip is subjected to non-uniform data transmission.
Disclosure of Invention
In view of this, an object of the embodiments of the present invention is to provide a method and an apparatus for designing a network on chip based on a hybrid routing algorithm, so as to rearrange network on chip nodes according to different data transmission distributions of the network on chip, directionally optimize data transmission, and improve overall performance of the network on chip.
Based on the above object, an aspect of the embodiments of the present invention provides a method for designing a network on chip based on a hybrid routing algorithm, including:
dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip;
arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes;
the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups.
In some embodiments, the controller node is configured as a control core of the entire network-on-chip system, the data processing node is configured as a data processing module with a customized function in the system, and the data switching node is configured to implement a data switching function between nodes.
In some embodiments, dividing the nodes into a controller node, a data processing node, a data switching node, and a device node according to functional characteristics of the nodes in the network on chip comprises:
and configuring a register of a network port of a node in the network on chip to distinguish the type of the node connected with the network port.
In some embodiments, the register configuration of the network port is represented by 00 as a controller node, 01 as a data processing node, 10 as a data switching node, and 11 as a device node.
In some embodiments, the number of types of nodes in the network on chip is different from each other.
Another aspect of the embodiments of the present invention provides a device for designing a network on chip based on a hybrid routing algorithm, including:
at least one processor; and
a memory storing program code executable by the processor, the program code implementing the following steps when executed by the processor:
dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip;
arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes;
the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups.
In some embodiments, the controller node is configured as a control core of the entire network-on-chip system, the data processing node is configured as a data processing module with a customized function in the system, and the data switching node is configured to implement a data switching function between nodes.
In some embodiments, dividing the nodes into a controller node, a data processing node, a data switching node, and a device node according to functional characteristics of the nodes in the network on chip comprises:
and configuring a register of a network port of a node in the network on chip to distinguish the type of the node connected with the network port.
In some embodiments, the register configuration of the network port is represented by 00 as a controller node, 01 as a data processing node, 10 as a data switching node, and 11 as a device node.
In some embodiments, the number of types of nodes in the network on chip is different from each other.
The invention has the following beneficial technical effects: according to the method and the device for designing the network on chip based on the hybrid routing algorithm, provided by the embodiment of the invention, the network on chip nodes are divided into four different types according to the characteristics of the network on chip, the arrangement mode of the different nodes on the network on chip is optimized according to the types, and the data transmission between the different nodes is realized by using different routing algorithms based on the data transmission characteristics and the arrangement mode of the different nodes, so that the performance of the network on chip and the whole chip is improved by improving the high-priority data transmission efficiency and reducing the data congestion mode of the whole system.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art that other embodiments can be obtained by using the drawings without creative efforts.
FIG. 1 is a schematic diagram of a network-on-chip in the form of a two-dimensional grid in the prior art;
FIG. 2 is a schematic diagram of a hybrid routing algorithm based network on chip design method according to the present invention;
fig. 3 is a schematic diagram of a hardware structure of a network-on-chip design device based on a hybrid routing algorithm according to the present invention.
Detailed Description
Embodiments of the present invention are described below. However, it is to be understood that the disclosed embodiments are merely examples and that other embodiments may take various and alternative forms. The figures are not necessarily to scale; certain features may be exaggerated or minimized to show details of particular components. Therefore, specific structural and functional details disclosed herein are not to be interpreted as limiting, but merely as a representative basis for teaching one skilled in the art to variously employ the present invention. As one of ordinary skill in the art will appreciate, various features illustrated and described with reference to any one of the figures may be combined with features illustrated in one or more other figures to produce embodiments that are not explicitly illustrated or described. The combination of features shown provides a representative embodiment for a typical application. However, various combinations and modifications of the features consistent with the teachings of the present invention may be desired for certain specific applications or implementations.
In order to make the objects, technical solutions and advantages of the present invention more apparent, the following embodiments of the present invention are described in further detail with reference to the accompanying drawings.
Based on the above object, an embodiment of the present invention provides a method for designing a network on chip based on a hybrid routing algorithm, as shown in fig. 2, including:
step S201: dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip;
step S202: arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes;
step S203: the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups.
In some embodiments, the controller node is configured as a control core of the entire network-on-chip system, the data processing node is configured as a data processing module with a customization function in the system, and the data switching node is configured to implement a data switching function between nodes.
In some embodiments, the dividing the nodes into a controller node, a data processing node, a data switching node, and a device node according to functional characteristics of the nodes in the network on chip comprises: and configuring a register of a network port of a node in the network on chip to distinguish the type of the node connected with the network port.
In some embodiments, the register configuration of the network port is represented by 00 as a controller node, 01 as a data processing node, 10 as a data switching node, and 11 as a device node.
In some embodiments, the number of types of nodes in the network on chip may be different.
In some embodiments, nodes are classified into four types according to their functional characteristics in the network on chip: a controller node, a data processing node, a data switching node and an equipment node. The controller node refers to a control core of the whole system, and has more data exchange with other nodes, and the data exchange priority is higher; data processing nodes refer to some customized and relatively single-function data processing modules in the system, such as convolution operation units in an AI chip, and the data exchange objects of the nodes are generally relatively fixed, most data transmission occurs between the nodes and a controller node, and a small amount of data transmission may occur between the nodes and the data exchange node; as the complexity of the system on chip increases, in order to reduce the load of the control core, many underlying data switching functions (such as between devices, between data processing nodes and devices, etc.) are stripped from the control core to form a separate data control module (such as a DMA module), and data transmission of these data switching nodes mostly occurs between devices; the device nodes, if there are data exchange nodes in the system, most of their data transmission only takes place between the data exchange nodes, and few device protocols can support direct data transmission between devices.
In some embodiments, in practical applications, the network ports of the nodes in the network on chip adopt a configurable design, and the type of the connected nodes is distinguished through the configuration of the registers with 2-bit width. For example, "00" represents a controller node, "01" represents a data processing node, "10" represents a data switching node, and "11" represents a device node. Besides the node type of each node is determined through register configuration, each node needs to store a group of information for recording the types of all nodes in the whole network on chip.
In some embodiments, the number of the four types of nodes in the chip is different according to the actual chip (in an extreme case, the number of the nodes except the controller node may be 0), so that the arrangement of the different types of nodes in the network on chip with different sizes does not have a fixed form. But may be arranged according to a uniform rule according to the characteristics of each type of node.
In some embodiments, the controller cores are arranged from a central location throughout the network-on-chip (e.g., in an N x N network-on-chip, starting with (N/2, N/2)), and, if there are multiple controller nodes, are arranged progressively to the periphery; and then arranging the nodes to the periphery layer by layer according to the sequence of the data processing nodes, the data exchange nodes and the equipment nodes. The final effect is that the appliance node is outermost, the data switching node is as close as possible to the appliance node, and the data processing node is as close as possible to the controller node. The benefit of this arrangement is that most of the data transmission occurs between nodes that are relatively close in distance.
In some embodiments, when data transmission occurs, the transmission routing mode of the data is determined according to the type of the node sending the data and the type of the destination node to be reached. According to the arrangement in the above embodiment, the controller node and the data processing node may be viewed as one group which is closer, and the data switching node and the device node as the other group. The relationship between node type and routing mode is shown in table 1.
TABLE 1
In some embodiments, as shown in table 1, different routing modes are defined in the present invention: adaptive routing, XY routing, and YX routing. The XY routing algorithm and the YX routing algorithm are basic routing algorithms, wherein the YX routing algorithm is similar to the XY routing algorithm except that the transmission performed first on the X axis is changed to the transmission performed first on the Y axis. The two routing algorithms are applied between two types of nodes, and are distinguished by the two types of algorithms in order to alleviate data congestion as much as possible when data transmission of a certain node is high (for example, a controller node sends broadcast collection data to all nodes). And in the interior of two groups of type nodes, a self-adaptive routing algorithm is adopted. Different from the multi-path self-adaptive routing algorithm applied to the whole network on chip in the prior art, the self-adaptive routing algorithm only needs to monitor local network on chip information, namely only monitors the path information of the nodes in each group, so that the consumed resources are greatly reduced, and the number of the nodes which can simultaneously initiate data transmission and select paths is also reduced.
In some embodiments, obviously, although the adaptive routing algorithm is adopted for the type nodes in the groups of the two groups, the two types of nodes are different, and the greatest difference is that the monitoring state and the range of the selected path are different. In practical design, this point needs to be considered, and the design of the adaptive routing algorithm should adopt a configurable mode and be flexible to use.
This approach has a side effect that the same adaptive routing algorithm is used, but the data transmission efficiency in the group of the data switching node and the device node is lower than that in the other group because the nodes are arranged at the periphery, the adaptive routing is also performed at the peripheral node, and the actual transmission efficiency may be lower than that in the conventional XY algorithm. However, considering that the transmission of the data has a low priority, even if the risk of efficiency reduction occurs, the overall performance is not affected because the occupation of the core node data transmission path which may occur is avoided.
Where technically feasible, the technical features listed above for the different embodiments may be combined with each other or changed, added, omitted, etc. to form further embodiments within the scope of the invention.
It can be seen from the foregoing embodiments that, in the method for designing a network on chip based on a hybrid routing algorithm provided in the embodiments of the present invention, the characteristics of the network on chip are considered, the network on chip nodes are divided into four different types, and the arrangement of the different nodes on the network on chip is optimized according to the types. Based on the data transmission characteristics and arrangement modes of different types of nodes, different routing algorithms are used for realizing data transmission among different nodes, so that the performance of the network on chip and the performance of the whole chip are improved by improving the data transmission efficiency of high priority and reducing the data congestion of the whole system.
In view of the above, another aspect of the embodiments of the present invention provides a device for designing a network on chip based on a hybrid routing algorithm, including:
at least one processor; and
a memory storing program code executable by the processor, the program code implementing the following steps when executed by the processor:
dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip;
arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes;
the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups.
In some embodiments, the controller node is configured as a control core of the entire network-on-chip system, the data processing node is configured as a data processing module with a customization function in the system, and the data switching node is configured to implement a data switching function between nodes.
In some embodiments, the dividing the nodes into a controller node, a data processing node, a data switching node, and a device node according to functional characteristics of the nodes in the network on chip comprises: and configuring a register of a network port of a node in the network on chip to distinguish the type of the node connected with the network port.
In some embodiments, the register configuration of the network port is represented by 00 as a controller node, 01 as a data processing node, 10 as a data switching node, and 11 as a device node.
In some embodiments, the number of types of nodes in the network on chip may be different.
Fig. 3 is a schematic hardware structure diagram of an embodiment of a device for designing a network on chip based on a hybrid routing algorithm according to the present invention.
Taking the computer apparatus shown in fig. 3 as an example, the computer apparatus includes a processor 301 and a memory 302, and may further include: an input device 303 and an output device 304.
The processor 301, the memory 302, the input device 303 and the output device 304 may be connected by a bus or other means, and fig. 3 illustrates the connection by a bus as an example.
The memory 302 is a non-volatile computer-readable storage medium, and can be used to store non-volatile software programs, non-volatile computer-executable programs, and modules, such as program instructions/modules corresponding to the hybrid routing algorithm-based network on chip design method in the embodiments of the present application. The processor 301 executes various functional applications of the server and data processing by running nonvolatile software programs, instructions and modules stored in the memory 302, that is, implements the hybrid routing algorithm-based network-on-chip design method of the above-described method embodiment.
The memory 302 may include a storage program area and a storage data area, wherein the storage program area may store an operating system, an application program required for at least one function; the storage data area may store data created according to a network-on-chip design method based on a hybrid routing algorithm, and the like. Further, the memory 302 may include high speed random access memory, and may also include non-volatile memory, such as at least one magnetic disk storage device, flash memory device, or other non-volatile solid state storage device. In some embodiments, memory 302 optionally includes memory located remotely from processor 301, which may be connected to a local module via a network. Examples of such networks include, but are not limited to, the internet, intranets, local area networks, mobile communication networks, and combinations thereof.
The input means 303 may receive input numeric or character information and generate key signal inputs related to user settings and function control of the computer device based on the hybrid routing algorithm network-on-chip design method. The output means 304 may comprise a display device such as a display screen.
Program instructions/modules corresponding to the one or more hybrid routing algorithm-based network-on-chip design methods are stored in the memory 302, and when executed by the processor 301, perform the hybrid routing algorithm-based network-on-chip design method in any of the above-described method embodiments.
Any embodiment of the computer device executing the method for designing a network on chip based on a hybrid routing algorithm may achieve the same or similar effects as any corresponding embodiment of the method.
Finally, it should be noted that, as will be understood by those skilled in the art, all or part of the processes in the methods of the above embodiments may be implemented by a computer program, which may be stored in a computer-readable storage medium, and when executed, may include the processes of the embodiments of the methods described above. The storage medium may be a magnetic disk, an optical disk, a read-only memory (ROM), a Random Access Memory (RAM), or the like.
In addition, the apparatuses, devices and the like disclosed in the embodiments of the present invention may be various electronic terminal devices, such as a mobile phone, a Personal Digital Assistant (PDA), a tablet computer (PAD), a smart television and the like, or may be a large terminal device, such as a server and the like, and therefore the scope of protection disclosed in the embodiments of the present invention should not be limited to a specific type of apparatus, device. The client disclosed in the embodiment of the present invention may be applied to any one of the above electronic terminal devices in the form of electronic hardware, computer software, or a combination of both.
Furthermore, the method disclosed according to an embodiment of the present invention may also be implemented as a computer program executed by a CPU, and the computer program may be stored in a computer-readable storage medium. The computer program, when executed by the CPU, performs the above-described functions defined in the method disclosed in the embodiments of the present invention.
Further, the above method steps and system elements may also be implemented using a controller and a computer readable storage medium for storing a computer program for causing the controller to implement the functions of the above steps or elements.
Further, it should be understood that the computer-readable storage media (e.g., memory) described herein may be either volatile memory or nonvolatile memory, or may include both volatile and nonvolatile memory, by way of example and not limitation, nonvolatile memory may include Read Only Memory (ROM), Programmable ROM (PROM), Electrically Programmable ROM (EPROM), Electrically Erasable Programmable ROM (EEPROM), or flash memory volatile memory may include Random Access Memory (RAM), which may serve as external cache memory, by way of example and not limitation, RAM may be available in a variety of forms, such as synchronous RAM (DRAM), Dynamic RAM (DRAM), Synchronous DRAM (SDRAM), double data rate SDRAM (DDR SDRAM), enhanced DRAM (ESDRAM), synchronous link DRAM (S L DRAM), and Direct Rambus RAM (DRRAM).
Those of skill would further appreciate that the various illustrative logical blocks, modules, circuits, and algorithm steps described in connection with the disclosure herein may be implemented as electronic hardware, computer software, or combinations of both. To clearly illustrate this interchangeability of hardware and software, various illustrative components, blocks, modules, circuits, and steps have been described above generally in terms of their functionality. Whether such functionality is implemented as software or hardware depends upon the particular application and design constraints imposed on the overall system. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the disclosed embodiments of the present invention.
The various illustrative logical blocks, modules, and circuits described in connection with the disclosure herein may be implemented or performed with the following components designed to perform the functions described herein: a general purpose processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), a Field Programmable Gate Array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete hardware components, or any combination of these components. A general purpose processor may be a microprocessor, but in the alternative, the processor may be any conventional processor, controller, microcontroller, or state machine. A processor may also be implemented as a combination of computing devices, e.g., a combination of a DSP and a microprocessor, a plurality of microprocessors, one or more microprocessors in conjunction with a DSP, and/or any other such configuration.
The steps of a method or algorithm described in connection with the disclosure herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in RAM memory, flash memory, ROM memory, EPROM memory, EEPROM memory, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art. An exemplary storage medium is coupled to the processor such the processor can read information from, and write information to, the storage medium. In the alternative, the storage medium may be integral to the processor. The processor and the storage medium may reside in an ASIC. The ASIC may reside in a user terminal. In the alternative, the processor and the storage medium may reside as discrete components in a user terminal.
In one or more exemplary designs, the functions may be implemented in hardware, software, firmware, or any combination thereof.A computer readable medium includes a computer storage medium and a communication medium including any medium that facilitates transfer of a computer program from one location to another.A storage medium may be any available medium that can be accessed by a general purpose or special purpose computer.
It should be understood that, as used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly supports the exception. It should also be understood that "and/or" as used herein is meant to include any and all possible combinations of one or more of the associated listed items.
The numbers of the embodiments disclosed in the embodiments of the present invention are merely for description, and do not represent the merits of the embodiments.
It will be understood by those skilled in the art that all or part of the steps for implementing the above embodiments may be implemented by hardware, or may be implemented by a program instructing relevant hardware, where the program may be stored in a computer-readable storage medium, and the above-mentioned storage medium may be a read-only memory, a magnetic disk, an optical disk, or the like.
The above-described embodiments are possible examples of implementations and are presented merely for a clear understanding of the principles of the invention. Those of ordinary skill in the art will understand that: the discussion of any embodiment above is meant to be exemplary only, and is not intended to intimate that the scope of the disclosure, including the claims, of embodiments of the invention is limited to these examples; within the idea of an embodiment of the invention, also technical features in the above embodiment or in different embodiments may be combined and there are many other variations of the different aspects of an embodiment of the invention as described above, which are not provided in detail for the sake of brevity. Therefore, any omissions, modifications, substitutions, improvements, and the like that may be made without departing from the spirit and principles of the embodiments of the present invention are intended to be included within the scope of the embodiments of the present invention.
Claims (10)
1. A network-on-chip design method based on a hybrid routing algorithm is characterized by comprising the following steps:
dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip;
arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes;
the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups.
2. The method according to claim 1, wherein the controller node is configured as a control core of the entire network-on-chip system, the data processing node is configured as a data processing module with a customized function in the system, and the data switching node is configured to implement a data switching function between nodes.
3. The method of claim 1, wherein dividing the nodes into controller nodes, data processing nodes, data switching nodes, and device nodes based on functional characteristics of the nodes in the network on chip comprises:
and configuring a register of a network port of a node in the network on chip to distinguish the type of the node connected with the network port.
4. A method according to claim 3, characterized in that the register configuration of the network ports is denoted 00 as controller node, 01 as data processing node, 10 as data switching node and 11 as device node.
5. The method according to claim 1, wherein the number of types of nodes in the network on chip is different from each other.
6. A network-on-chip design device based on a hybrid routing algorithm is characterized by comprising:
at least one processor; and
a memory storing program code executable by the processor, the program code implementing the following steps when executed by the processor:
dividing the nodes into controller nodes, data processing nodes, data exchange nodes and equipment nodes according to the functional characteristics of the nodes in the network on chip;
arranging the nodes from the central position of the on-chip network to the periphery layer by layer according to the sequence of the controller nodes, the data processing nodes, the data exchange nodes and the equipment nodes;
the controller node and the data processing node are used as one group, the data exchange node and the equipment node are used as another group, and adaptive routing is adopted among each group, and XY routing or YX routing is adopted among groups.
7. The apparatus of claim 6, wherein the controller node is configured as a control core of the entire network-on-chip system, wherein the data processing node is configured as a data processing module with a customized function in the system, and wherein the data switching node is configured to implement a data switching function between nodes.
8. The apparatus of claim 6, wherein the dividing of the nodes into controller nodes, data processing nodes, data switching nodes, and device nodes according to the functional characteristics of the nodes in the network on chip comprises:
and configuring a register of a network port of a node in the network on chip to distinguish the type of the node connected with the network port.
9. The apparatus according to claim 8, wherein the register configuration of the network port is represented by 00 as a controller node, 01 as a data processing node, 10 as a data switching node, and 11 as a device node.
10. The apparatus of claim 6, wherein the number of types of nodes in the network on chip is different from each other.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010173983.4A CN111427835B (en) | 2020-03-13 | 2020-03-13 | Network-on-chip design method and device based on hybrid routing algorithm |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010173983.4A CN111427835B (en) | 2020-03-13 | 2020-03-13 | Network-on-chip design method and device based on hybrid routing algorithm |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111427835A true CN111427835A (en) | 2020-07-17 |
| CN111427835B CN111427835B (en) | 2023-01-06 |
Family
ID=71547846
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010173983.4A Active CN111427835B (en) | 2020-03-13 | 2020-03-13 | Network-on-chip design method and device based on hybrid routing algorithm |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111427835B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112965110A (en) * | 2021-02-05 | 2021-06-15 | 中国石油化工股份有限公司 | Method for rapidly determining transverse rolling distance of observation system and observation system design method |
| CN113709039A (en) * | 2021-08-26 | 2021-11-26 | 上海新氦类脑智能科技有限公司 | Communication method, device, equipment and medium for managing chip and chip grid array |
| CN114500355A (en) * | 2022-02-16 | 2022-05-13 | 上海壁仞智能科技有限公司 | Routing method, network on chip, routing node and routing device |
| WO2023138009A1 (en) * | 2022-01-21 | 2023-07-27 | 华为技术有限公司 | Data transmission system and method, and related device |
| CN117395746A (en) * | 2023-12-12 | 2024-01-12 | 苏州元脑智能科技有限公司 | Routing method, device, equipment and storage medium of dual-path wireless mesh network |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101388834A (en) * | 2008-10-20 | 2009-03-18 | 电子科技大学 | Method for constructing network on three-dimensional chip |
| CN101808032A (en) * | 2010-03-04 | 2010-08-18 | 南京大学 | Static XY routing algorithm-oriented two-dimensional grid NoC router optimization design method |
| CN104683242A (en) * | 2015-03-15 | 2015-06-03 | 西安电子科技大学 | Two-dimensional network-on-chip topological structure and routing method |
| CN105207957A (en) * | 2015-08-18 | 2015-12-30 | 中国电子科技集团公司第五十八研究所 | On-chip network multi-core framework |
| US20180077228A1 (en) * | 2016-09-14 | 2018-03-15 | Advanced Micro Devices, Inc. | Dynamic Configuration of Inter-Chip and On-Chip Networks In Cloud Computing System |
-
2020
- 2020-03-13 CN CN202010173983.4A patent/CN111427835B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101388834A (en) * | 2008-10-20 | 2009-03-18 | 电子科技大学 | Method for constructing network on three-dimensional chip |
| CN101808032A (en) * | 2010-03-04 | 2010-08-18 | 南京大学 | Static XY routing algorithm-oriented two-dimensional grid NoC router optimization design method |
| CN104683242A (en) * | 2015-03-15 | 2015-06-03 | 西安电子科技大学 | Two-dimensional network-on-chip topological structure and routing method |
| CN105207957A (en) * | 2015-08-18 | 2015-12-30 | 中国电子科技集团公司第五十八研究所 | On-chip network multi-core framework |
| US20180077228A1 (en) * | 2016-09-14 | 2018-03-15 | Advanced Micro Devices, Inc. | Dynamic Configuration of Inter-Chip and On-Chip Networks In Cloud Computing System |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112965110A (en) * | 2021-02-05 | 2021-06-15 | 中国石油化工股份有限公司 | Method for rapidly determining transverse rolling distance of observation system and observation system design method |
| CN112965110B (en) * | 2021-02-05 | 2024-03-22 | 中国石油化工股份有限公司 | Method for rapidly determining transverse rolling distance of observation system and observation system design method |
| CN113709039A (en) * | 2021-08-26 | 2021-11-26 | 上海新氦类脑智能科技有限公司 | Communication method, device, equipment and medium for managing chip and chip grid array |
| CN113709039B (en) * | 2021-08-26 | 2022-11-11 | 上海新氦类脑智能科技有限公司 | Communication method, device, equipment and medium for managing chip and chip grid array |
| WO2023138009A1 (en) * | 2022-01-21 | 2023-07-27 | 华为技术有限公司 | Data transmission system and method, and related device |
| CN114500355A (en) * | 2022-02-16 | 2022-05-13 | 上海壁仞智能科技有限公司 | Routing method, network on chip, routing node and routing device |
| CN117395746A (en) * | 2023-12-12 | 2024-01-12 | 苏州元脑智能科技有限公司 | Routing method, device, equipment and storage medium of dual-path wireless mesh network |
| CN117395746B (en) * | 2023-12-12 | 2024-03-29 | 苏州元脑智能科技有限公司 | Routing method, device, equipment and storage medium of dual-path wireless mesh network |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111427835B (en) | 2023-01-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111427835B (en) | Network-on-chip design method and device based on hybrid routing algorithm | |
| JP5936793B2 (en) | Method of interconnecting auto-connect SOCS IP cores to nodes to minimize overall latency and reduce interconnect costs | |
| US8819616B2 (en) | Asymmetric mesh NoC topologies | |
| US10554496B2 (en) | Heterogeneous SoC IP core placement in an interconnect to optimize latency and interconnect performance | |
| US9477280B1 (en) | Specification for automatic power management of network-on-chip and system-on-chip | |
| US11750531B2 (en) | FPGA-based virtual fabric for data center computing | |
| CN104794100A (en) | Heterogeneous multi-core processing system based on on-chip network | |
| JP2017500810A (en) | Automatic pipelining of NOC channels to meet timing and / or performance | |
| JP2016510549A5 (en) | ||
| Alimi et al. | Network-on-chip topologies: Potentials, technical challenges, recent advances and research direction | |
| Haghi et al. | A reconfigurable compute-in-the-network fpga assistant for high-level collective support with distributed matrix multiply case study | |
| WO2023029487A1 (en) | Method and apparatus for determining topological structure of network-on-chip, and chip | |
| EP2652636A1 (en) | Split traffic routing in a distributed shared memory multiprocessor | |
| US10469338B2 (en) | Cost management against requirements for the generation of a NoC | |
| CN107018071B (en) | Route mode switching configurator based on 'packet-circuit' switching technology | |
| Dehghani et al. | A novel approach to optimize fault-tolerant hybrid wireless network-on-chip architectures | |
| CN107239407B (en) | Wireless access method and device for memory | |
| CN104125292A (en) | Data processing device, cloud server and use method thereof | |
| Sikder et al. | Exploring wireless technology for off-chip memory access | |
| CN104270327A (en) | Share radio frequency on-chip network and mapping method based on clusters | |
| WO2023115529A1 (en) | Data processing method in chip, and chip | |
| CN110198268A (en) | The high-dimensional Torus network architecture and adaptive routing method | |
| US11657203B2 (en) | Multi-phase topology synthesis of a network-on-chip (NoC) | |
| CN107205152B (en) | H.265 encoder modeling method based on network-on-chip communication traffic | |
| Ansari et al. | Advancement in energy efficient routing algorithms for 3-D Network-on-Chip architecture |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |