CN110032264A - A kind of progress control method of server, equipment and storage medium - Google Patents
A kind of progress control method of server, equipment and storage medium Download PDFInfo
- Publication number
- CN110032264A CN110032264A CN201910303992.8A CN201910303992A CN110032264A CN 110032264 A CN110032264 A CN 110032264A CN 201910303992 A CN201910303992 A CN 201910303992A CN 110032264 A CN110032264 A CN 110032264A
- Authority
- CN
- China
- Prior art keywords
- module
- modules
- state
- server
- control method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
Abstract
The invention discloses a kind of progress control method of server, equipment and storage medium, method powers on multiple first modules comprising steps of in response to receiving starting-up signal；It successively controls multiple second modules according to the first electrifying timing sequence to power on, wherein before controlling each second module and powering on, successively detect the state of multiple first modules and all the second modules having already powered on；In response to detecting that at least one described first module or at least one described second module status are abnormal, stop powering on.The invention also discloses a kind of computer equipment and computer readable storage mediums.Method disclosed by the invention can be improved the stability and safety of entire server system.
Description
Technical field
The present invention relates to server fields, and in particular to a kind of progress control method of server, equipment and storage are situated between
Matter.
Background technique
With CPLD or FPGA going deep into server application, the effect that CPLD or FPGA are played in server application is got over
Come more important.The basic function that CPLD or FPGA are realized in the server includes: switching on and shutting down control, key detection controls, LED refers to
Show control, communication control, controlling alarm instruction and circuit protection etc..
In current CPLD or FPGA design, electrifying condition is not detected or only detects previous module when electric on the server
Electrifying condition, that is to say, that when server powers on, even if non-previous power supply or monitoring signals before is abnormal feelings
Condition, machine will not take measures.This is all unfavorable to entire circuit stability and safety Design, such as, server powers on
Non- previous module is abnormal in the process, and if ignoring, i.e., enabled booting, performance is it can also happen that exception；And
In case of power supply signal or other abnormal signals in server operational process, gently then leads to system crash, seriously then lead to phase
It closes element to burn out or burn, very bad influence or irremediable loss is caused to client.
Therefore, server security can be ensured and stably accomplish the scheme of power up by being badly in need of one kind at present.
Summary of the invention
In view of this, at least one aspect in order to overcome the above problem, the embodiment of the present invention propose a kind of server
Progress control method, comprising steps of
In response to receiving starting-up signal, power on multiple first modules；
It successively controls multiple second modules according to the first electrifying timing sequence to power on, wherein controlling each second module
Before powering on, the state of multiple first modules and all the second modules having already powered on successively is detected；
In response to detecting that at least one described first module or at least one described second module status are abnormal, in stopping
Electricity.
In some embodiments, multiple second modules are successively controlled and are powered on according to the first electrifying timing sequence and further comprise:
Make delay process to for controlling the signal that the multiple second module powers on, is had already powered on can successively detect
The multiple first module state or successively detect the multiple first module having already powered on and have already powered on it is several
The state of a second module.
In some embodiments, the progress control method further comprises the steps of:
It controls after the last one second module powers on, the multiple first module is detected in the server operational process
With the state of multiple second modules.
In some embodiments, it further comprises the steps of:
In server normal course of operation, the first signal is exported using selector；
Display module shows that the server is operated normally in response to first signal.
In some embodiments, the multiple first module and multiple second moulds are detected in the server operational process
The state of block further comprises:
In response to detecting the abnormal state of at least one first module, pass through the institute of register recording status exception
The first module is stated, and cuts off the enable signal of first second module powered on.
In some embodiments, the multiple first module and multiple second moulds are detected in the server operational process
The state of block further comprises:
In response to detecting the abnormal state of at least one second module, pass through the institute of register recording status exception
The second module is stated, and cuts off the enable signal of the second module of first the second module powered on and the abnormal state simultaneously.
In some embodiments, further comprise:
In response to detecting that the first module or the second module status are abnormal, second signal is exported using the selector；
The display module shows that the server state is abnormal in response to the second signal.
In some embodiments, the progress control method further comprises the steps of:
In response to receiving off signal, electricity under the multiple second module is successively controlled according to shutdown timing, and every
Its reset state is detected under a second module before electricity.
Non- reset state, which is in, in response to second module controls it after waiting second module to reach reset state
Lower electricity.
Based on the same inventive concept, according to another aspect of the present invention, the embodiments of the present invention also provide a kind of meters
Calculate machine equipment, comprising:
At least one processor；And
Memory, the memory are stored with the computer program that can be run on the processor, and the processor is held
The step of progress control method of any server as described above is executed when row described program.
Based on the same inventive concept, according to another aspect of the present invention, the embodiments of the present invention also provide a kind of meters
Calculation machine readable storage medium storing program for executing, the computer-readable recording medium storage have computer program, and the computer program is processed
The step of progress control method of any server as described above is executed when device executes.
The present invention has following advantageous effects: method disclosed by the invention can lead on the server in electric process
It whether normal crosses the state of all modules that detection has already powered on, judges whether to power on to subsequent module, when detecting at least one
A module status is abnormal, then stops powering on, i.e., before powering on to each second module, detect the first all moulds having already powered on
The state of block and the second module, it is ensured that server only completes power up, Jin Erneng in the case where all modules are normal condition
Enough improve the stability and safety of entire server system.
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments of invention for those of ordinary skill in the art without creative efforts, can be with
Other embodiments are obtained according to these attached drawings.
Fig. 1 is a kind of flow diagram of the progress control method for server that the embodiment of the present invention provides；
Fig. 2 is the structural schematic diagram for the conversion circuit that the embodiment of the present invention proposes；
Fig. 3 is the structural schematic diagram for the computer equipment that the embodiment of the present invention provides；
Fig. 4 is the structural schematic diagram for the computer readable storage medium that the embodiment of the present invention provides.
Specific embodiment
To make the objectives, technical solutions, and advantages of the present invention clearer, below in conjunction with specific embodiment, and reference
The embodiment of the present invention is further described in attached drawing.
It should be noted that all statements for using " first " and " second " are for differentiation two in the embodiment of the present invention
The non-equal entity of a same names or non-equal parameter, it is seen that " first " " second " only for the convenience of statement, does not answer
It is interpreted as the restriction to the embodiment of the present invention, subsequent embodiment no longer illustrates this one by one.
According to an aspect of the present invention, the embodiment of the present invention proposes a kind of progress control method of server, such as Fig. 1
It is shown, may include step:
S1 powers on multiple first modules in response to receiving starting-up signal.
In some embodiments, after server is inserted into power cable, after receiving starting-up signal, i.e., the first module refers to
Starting-up signal can be automatically in response to start power up, i.e. the power up of the first module is not controlled by CPLD or FPGA.It needs
It is noted that the value volume and range of product of the first module also can be different in different designs.
In some embodiments, the starting-up signal that starting-up signal namely artificially controls, such as starting-up signal can come from
In the power button on panel, or it can be from BMC remote opening signal.
In some embodiments, multiple first modules can successively be powered on according to certain electrifying timing sequence.
In some embodiments, the embodiment of the present invention proposes that a kind of progress control method of server can also include step
It is rapid:
S2 successively controls multiple second modules according to the first electrifying timing sequence and powers on, wherein on controlling each second module
Before electricity, the state of above-mentioned multiple first modules and all the second modules having already powered on successively is detected.
It should be noted that the second module refers to the module that power up is controlled by CPLD or FPGA, in different designs
The value volume and range of product of second module also can be different.
In some embodiments, multiple second modules can successively be powered on according to the first electrifying timing sequence, and controlled
Before each second module powers on, whether all modules having already powered on are normal before being required to detection.
Specifically, need to detect the state for multiple first modules having already powered on before first the second module powers on, if
All the first modules having already powered on are normal before detecting, then control first the second module and power on.When to second
Before second module powers on, then needs successively to detect the state for multiple first modules having already powered on and first has already powered on
The state of second module controls the if the first module having already powered on and the second module all before detecting is normal
Two the second modules power on, and so on, until the second module for controlling all in sequence powers on.
If when carrying out state-detection to the first module having already powered on and/or the second module, detect at least one the
One module or the second module status are abnormal, then directly stop powering on.
In some embodiments, due to be required to before being powered on to each second module to it is all before on
Electricity module detected, therefore, it is necessary to control signal carry out delay disposal, such as design one time delay module, to its into
Line delay is constantly scanned detection to the modules having already powered on all before during the delay process.In this way, passing through delay
Module carries out delay process to control signal, can satisfy the timing requirements of system itself, can be according to the first electrifying timing sequence
It powers on.
In some embodiments, the embodiment of the present invention proposes that a kind of progress control method of server can also include step
It is rapid:
S3 stops powering in response to detecting that at least one first module or at least one second module status are abnormal.
In some embodiments, when first the second module of control powers on, if detecting in multiple first modules at least
One abnormal state, then enter server error condition, while misregistration position and stop first the second module is powered on.
Specifically, the stable RSMRST signal of electricity whether can be issued by judging the PCH of the first module, the is determined
Whether the state of one module is normal.
In some embodiments, when control other second modules power on when, if detecting at least one in multiple first modules
The abnormal state of a abnormal state or at least one the second module having already powered on then enters server error condition, remembers simultaneously
Record errors present simultaneously stops powering on.
Specifically, signal or the VR output of the particular level state of the outputs such as the PCH that judges the second module can be passed through
Whether the Pwrgd signal for indicating power supply status is high level signal, determines whether the state of the second module is normal.
It should be noted that the second module of control is when powering on, the only module having already powered on all before detecting
For normal condition and corresponding control signal meets delay requirement, just can control the module and powers on.Moreover, also only needing to before
The state of all modules having already powered on carries out judgement and determines whether to stop powering on.
In some embodiments, the embodiment of the present invention proposes that a kind of progress control method of server can also include step
It is rapid:
It controls after the last one second module powers on, multiple first modules and multiple is detected in server operational process
The state of two modules.
If detecting the abnormal state of at least one the first module, by the first module of register recording status exception,
And cut off the enable signal of first the second module powered on.It, can only since the first module is not controlled by CPLD or FPGA
Guarantee that the second all modules is unaffected, and after cutting off the enable signal of first the second module powered on, other the
The enable signal of two modules can be automatically turned off slowly, to provide buffer time and prevent the keys such as interference server " keeping records of "
Movement.
If detecting the abnormal state of at least one the second module, the second of register recording status exception can be passed through
Module, and the enable signal of the second module of first the second module and abnormal state powered on is cut off simultaneously, it closes at the same time
It closes server and makes server records error information.
The purpose of the enable signal of second module of dissengaged positions exception is to timely respond to failure, is prevented irrecoverable
Major accident, cutting first the second module powered on be to close the enable signal of other the second modules can slowly automatically
Fall, be mainly to provide buffer time and prevent the key operations such as interference server " keeping records of ".Misregistration information is to guarantee
Timely misregistration position, is convenient to the determination of abort situation before closing server.
In some embodiments, as shown in Fig. 2, different signals can also be exported using the same selector, with display
Server is in different states, i.e. it is true to pass through health status flag bit " Health_Flag " for normal condition and abnormal conditions
Determine server health, and in this, as selector control terminal, determines its output of selection.
In some embodiments, when server operates normally, the first signal can be exported by selector, then shown
Module is operated normally in response to first signal with display server.When detecting that the first module or the second module status are abnormal,
Keep server when in an abnormal state, second signal can be exported by selector, then display module is in response to second signal
With display server abnormal state.
Specifically, can use the state of register storage the first module and the second module, facilitate event in the event of a failure
Barrier positioning, and in order to save resource, conversion circuit can be designed by Verilog hardware description language.Dress changes circuit
Middle selection shows that the state of which module is realized by selector, and the foundation of selection is whether " Health Flag " sends out
Failure when operation is given birth to.When there is no when failure, selector can select output PCH or VR straight in power up, when running
The Pwrgd signal for connecing output, when breaking down when running, selector can select output " first the second mould powered on of cutting
The Pwrgd_Abnormal letter that the PCH or VR stored before the enable signal of second module of block and abnormal state " is directly exported
Number.Based on Pwrgd the or Pwrgd_Abnormal signal of selector selection output, BMC can the corresponding state of display server.
In some embodiments, the embodiment of the present invention proposes that a kind of progress control method of server can also include step
It is rapid:
In response to receiving off signal, according to shutdown timing, successively control under multiple second modules it is electric, and each the
Its reset state is detected under two modules before electricity.
It is in non-reset state in response to the second module, second module is waited to be in reset state, and at which in multiple
After the state of position, its lower electricity is controlled.
Specifically, in the case where module exception does not occur in server operational process, if detecting off signal
Lower electric current journey can be entered, and only just think that server completes shutdown process under the premise of modules are stablized and resetted,
CPLD or FPGA just will be considered that server is completed to shut down and reenters wait state.The second module, which is in, if it exists does not reset shape
State after then waiting second module to be in reset state, controls its lower electricity.
In some embodiments, the starting-up signal that off signal namely artificially controls, such as off signal can come from
In the power button on panel, or it can be from BMC remote power-off signal.
Based on the same inventive concept, according to another aspect of the present invention, as shown in figure 3, the embodiment of the present invention also mentions
Supply a kind of computer equipment 501, comprising:
At least one processor 520；And
Memory 510, memory 510 are stored with the computer program 511 that can be run on a processor, and processor 520 is held
The step of progress control method of any server as above is executed when line program.
Based on the same inventive concept, according to another aspect of the present invention, as shown in figure 4, the embodiment of the present invention also mentions
A kind of computer readable storage medium 601 is supplied, computer readable storage medium 601 is stored with computer program 610, computer
The step of progress control method of any server as above is executed when program 610 is executed by processor.
Finally, it should be noted that those of ordinary skill in the art will appreciate that realizing the whole in above-described embodiment method
Or part process, related hardware can be instructed to complete by computer program, program to can be stored in one computer-readable
It takes in storage medium, the program is when being executed, it may include such as the process of the embodiment of above-mentioned each method.Wherein, storage medium
It can be magnetic disk, CD, read-only memory (ROM) or random access memory (RAM) etc..The implementation of above-mentioned computer program
Example, can achieve the identical or similar effect of corresponding aforementioned any means embodiment.
In addition, typically, device disclosed by the embodiments of the present invention, equipment etc. can be various electric terminal equipments, such as hand
Machine, personal digital assistant (PDA), tablet computer (PAD), smart television etc., are also possible to large-scale terminal device, such as server
Deng, therefore protection scope disclosed by the embodiments of the present invention should not limit as certain certain types of device, equipment.The present invention is implemented
Client disclosed in example, which can be, is applied to any one of the above electricity with the combining form of electronic hardware, computer software or both
In sub- terminal device.
In addition, disclosed method is also implemented as the computer program executed by CPU according to embodiments of the present invention, it should
Computer program may be stored in a computer readable storage medium.When the computer program is executed by CPU, the present invention is executed
The above-mentioned function of being limited in method disclosed in embodiment.
In addition, above method step and system unit also can use controller and for storing so that controller is real
The computer readable storage medium of the computer program of existing above-mentioned steps or Elementary Function is realized.
In addition, it should be appreciated that the computer readable storage medium (for example, memory) of this paper can be volatibility and deposit
Reservoir or nonvolatile memory, or may include both volatile memory and nonvolatile memory.As an example and
Unrestricted, nonvolatile memory may include read-only memory (ROM), programming ROM (PROM), electrically programmable ROM
(EPROM), electrically erasable programmable ROM (EEPROM) or flash memory.Volatile memory may include that arbitrary access is deposited
Reservoir (RAM), the RAM can serve as external cache.As an example and not restrictive, RAM can be with a variety of
Form obtains, such as synchronous random access memory (DRAM), dynamic ram (DRAM), synchronous dram (SDRAM), double data rate SDRAM (DDR
SDRAM), enhance SDRAM (ESDRAM), synchronization link DRAM (SLDRAM) and directly Rambus RAM (DRRAM).Institute is public
The storage equipment for the aspect opened is intended to the memory of including but not limited to these and other suitable type.
Those skilled in the art will also understand is that, various illustrative logical blocks, mould in conjunction with described in disclosure herein
Block, circuit and algorithm steps may be implemented as the combination of electronic hardware, computer software or both.It is hard in order to clearly demonstrate
This interchangeability of part and software, with regard to various exemplary components, square, module, circuit and step function to its into
General description is gone.This function is implemented as software and is also implemented as hardware depending on concrete application and application
To the design constraint of whole system.The function that those skilled in the art can realize in various ways for every kind of concrete application
Can, but this realization decision should not be interpreted as causing a departure from range disclosed by the embodiments of the present invention.
Various illustrative logical blocks, module and circuit, which can use, in conjunction with described in disclosure herein is designed to
The following component of function here is executed to realize or execute: general processor, digital signal processor (DSP), dedicated integrated electricity
It is road (ASIC), field programmable gate array (FPGA) or other programmable logic device, discrete gate or transistor logic, discrete
Any combination of hardware component or these components.General processor can be microprocessor, but alternatively, processor can
To be any conventional processors, controller, microcontroller or state machine.Processor also may be implemented as calculating the group of equipment
Close, for example, the combination of DSP and microprocessor, multi-microprocessor, one or more microprocessors combination DSP and/or it is any its
Its this configuration.
The step of method in conjunction with described in disclosure herein or algorithm, can be directly contained in hardware, be held by processor
In capable software module or in combination of the two.Software module may reside within RAM memory, flash memory, ROM storage
Device, eprom memory, eeprom memory, register, hard disk, removable disk, CD-ROM or known in the art it is any its
In the storage medium of its form.Illustrative storage medium is coupled to processor, enables a processor to from the storage medium
Information is written to the storage medium in middle reading information.In an alternative, storage medium can be integral to the processor
Together.Pocessor and storage media may reside in ASIC.ASIC may reside in user terminal.In an alternative
In, it is resident in the user terminal that pocessor and storage media can be used as discrete assembly.
In one or more exemplary designs, function can be realized in hardware, software, firmware or any combination thereof.
If realized in software, can using function as one or more instruction or code may be stored on the computer-readable medium or
It is transmitted by computer-readable medium.Computer-readable medium includes computer storage media and communication media, which is situated between
Matter includes any medium for helping for computer program to be transmitted to another position from a position.Storage medium can be energy
Any usable medium being enough accessed by a general purpose or special purpose computer.As an example and not restrictive, the computer-readable medium
It may include that RAM, ROM, EEPROM, CD-ROM or other optical disc memory apparatus, disk storage equipment or other magnetic storages are set
It is standby, or can be used for carrying or storage form be instruct or the required program code of data structure and can by general or
Special purpose computer or any other medium of general or specialized processor access.In addition, any connection can suitably claim
For computer-readable medium.For example, if using coaxial cable, optical fiber cable, twisted pair, digital subscriber line (DSL) or all
It is if the wireless technology of infrared ray, radio and microwave to send software from website, server or other remote sources, then above-mentioned coaxial
Cable, fiber optic cable, twisted pair, DSL or such as wireless technology of infrared ray, radio and microwave are included in determining for medium
Justice.As used herein, disk and CD include compact disk (CD), it is laser disk, CD, digital versatile disc (DVD), soft
Disk, Blu-ray disc, wherein disk usually magnetically reproduce data, and CD using laser optics reproduce data.Above content
Combination should also be as being included in the range of computer-readable medium.
It is exemplary embodiment disclosed by the invention above, it should be noted that in the sheet limited without departing substantially from claim
Under the premise of inventive embodiments scope of disclosure, it may be many modifications and modify.According to open embodiment described herein
The function of claim to a method, step and/or movement be not required to the execution of any particular order.In addition, although the present invention is implemented
Element disclosed in example can be described or be required in the form of individual, but be unless explicitly limited odd number, it is understood that be multiple.
It should be understood that it is used in the present context, unless the context clearly supports exceptions, singular " one
It is a " it is intended to also include plural form.It is to be further understood that "and/or" used herein refers to including one or one
Any and all possible combinations of a above project listed in association.
It is for illustration only that the embodiments of the present invention disclose embodiment sequence number, does not represent the advantages or disadvantages of the embodiments.
Those of ordinary skill in the art will appreciate that realizing that all or part of the steps of above-described embodiment can pass through hardware
Complete, relevant hardware can also be instructed to complete by program, program can store in a kind of computer-readable storage
In medium, storage medium mentioned above can be read-only memory, disk or CD etc..
It should be understood by those ordinary skilled in the art that: the discussion of any of the above embodiment is exemplary only, not
It is intended to imply that range disclosed by the embodiments of the present invention (including claim) is limited to these examples；In the think of of the embodiment of the present invention
Under road, it can also be combined between the technical characteristic in above embodiments or different embodiments, and there is this hair as above
Many other variations of the different aspect of bright embodiment, for simplicity, they are not provided in details.Therefore, all in the present invention
Within the spirit and principle of embodiment, any omission, modification, equivalent replacement, improvement for being made etc. be should be included in of the invention real
It applies within the protection scope of example.
Claims (10)
1. a kind of progress control method of server, comprising steps of
In response to receiving starting-up signal, power on multiple first modules；
It successively controls multiple second modules according to the first electrifying timing sequence to power on, wherein power on controlling each second module
Before, successively detect the state of the multiple first module and all the second modules having already powered on；
In response to detecting that at least one described first module or at least one described second module status are abnormal, stop powering on.
2. progress control method as described in claim 1, which is characterized in that successively control multiple according to the first electrifying timing sequence
Two modules, which power on, further comprises:
Make delay process to for controlling the signal that the multiple second module powers on, can successively detect the institute having already powered on
It states the state of multiple first modules or successively detects the multiple first module having already powered on and several institutes having already powered on
State the state of the second module.
3. progress control method as described in claim 1, which is characterized in that the progress control method further comprises the steps of:
It controls after the last one second module powers on, the multiple first module and more is detected in the server operational process
The state of a second module.
4. progress control method as claimed in claim 3, which is characterized in that further comprise the steps of:
In the server normal course of operation, the first signal is exported using selector；
Display module shows that the server is operated normally in response to first signal.
5. progress control method as claimed in claim 3, which is characterized in that in the server operational process described in detection
The state of multiple first modules and multiple second modules further comprises:
In response to detecting the abnormal state of at least one first module, by register recording status it is abnormal described the
One module, and cut off the enable signal of first second module powered on.
6. progress control method as claimed in claim 3, which is characterized in that in the server operational process described in detection
The state of multiple first modules and multiple second modules further comprises:
In response to detecting the abnormal state of at least one second module, by register recording status it is abnormal described the
Two modules, and the enable signal of the second module of first the second module powered on and the abnormal state is cut off simultaneously.
7. such as progress control method described in claim 5 or 6, which is characterized in that further comprise:
In response to detecting that first module or second module status are abnormal, the second letter of selector output is utilized
Number；
The display module shows that the server state is abnormal in response to the second signal.
8. progress control method as described in claim 1, which is characterized in that the progress control method further comprises the steps of:
In response to receiving off signal, according to shutdown timing, successively control under the multiple second module it is electric, and each the
Its reset state is detected under two modules before electricity；
It is in non-reset state in response to second module, after waiting second module to reach reset state, controls its lower electricity.
9. a kind of computer equipment, comprising:
At least one processor；And
Memory, the memory are stored with the computer program that can be run on the processor, which is characterized in that the place
Manage the method executed as described in claim 1-8 any one when device executes described program.
10. a kind of computer readable storage medium, the computer-readable recording medium storage has computer program, and feature exists
In perform claim requires method described in 1-8 any one when the computer program is executed by processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910303992.8A CN110032264A (en) | 2019-04-16 | 2019-04-16 | A kind of progress control method of server, equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910303992.8A CN110032264A (en) | 2019-04-16 | 2019-04-16 | A kind of progress control method of server, equipment and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN110032264A true CN110032264A (en) | 2019-07-19 |
Family
ID=67238550
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910303992.8A Pending CN110032264A (en) | 2019-04-16 | 2019-04-16 | A kind of progress control method of server, equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110032264A (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111857314A (en) * | 2020-07-14 | 2020-10-30 | 苏州浪潮智能科技有限公司 | Method, device and medium for controlling server power-on based on power supply installation stroke |
| CN112083786A (en) * | 2020-08-31 | 2020-12-15 | 无锡小天鹅电器有限公司 | Low-power-consumption system, low-power-consumption control method and household appliance |
| CN113115279A (en) * | 2020-01-10 | 2021-07-13 | 奉加微电子（上海）有限公司 | Automatic association pairing system and method for ammeter and circuit breaker |
| CN114356687A (en) * | 2021-11-19 | 2022-04-15 | 苏州浪潮智能科技有限公司 | Signal detection method and device and electronic equipment |
| WO2022111048A1 (en) * | 2020-11-30 | 2022-06-02 | 苏州浪潮智能科技有限公司 | Power supply control method and apparatus, and server and non-volatile storage medium |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101459531A (en) * | 2007-12-11 | 2009-06-17 | 英业达股份有限公司 | Electricity supply device and method for substrate management controller |
| US20130132757A1 (en) * | 2011-11-23 | 2013-05-23 | Inventec Corporation | Power-on controlling method and system thereof |
| CN103995575A (en) * | 2014-05-27 | 2014-08-20 | 浪潮(北京)电子信息产业有限公司 | Server starting method and server |
| CN105446851A (en) * | 2014-09-27 | 2016-03-30 | 研祥智能科技股份有限公司 | Processor monitoring method and system and MCU (Microprogrammed Control Unit) for monitoring processor |
| CN108491057A (en) * | 2018-04-03 | 2018-09-04 | 郑州云海信息技术有限公司 | A kind of starting-up method and its server of server |
| CN108804275A (en) * | 2018-04-03 | 2018-11-13 | 郑州云海信息技术有限公司 | A kind of server electrifying timing sequence detection method and system based on CPLD-FPGA |
| CN108919935A (en) * | 2018-07-12 | 2018-11-30 | 浪潮电子信息产业股份有限公司 | Monitoring method, device and equipment for power supply on server mainboard |
| CN109408339A (en) * | 2018-11-05 | 2019-03-01 | 郑州云海信息技术有限公司 | A kind of CPLD/FPGA register control method and system |
-
2019
- 2019-04-16 CN CN201910303992.8A patent/CN110032264A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101459531A (en) * | 2007-12-11 | 2009-06-17 | 英业达股份有限公司 | Electricity supply device and method for substrate management controller |
| US20130132757A1 (en) * | 2011-11-23 | 2013-05-23 | Inventec Corporation | Power-on controlling method and system thereof |
| CN103995575A (en) * | 2014-05-27 | 2014-08-20 | 浪潮(北京)电子信息产业有限公司 | Server starting method and server |
| CN105446851A (en) * | 2014-09-27 | 2016-03-30 | 研祥智能科技股份有限公司 | Processor monitoring method and system and MCU (Microprogrammed Control Unit) for monitoring processor |
| CN108491057A (en) * | 2018-04-03 | 2018-09-04 | 郑州云海信息技术有限公司 | A kind of starting-up method and its server of server |
| CN108804275A (en) * | 2018-04-03 | 2018-11-13 | 郑州云海信息技术有限公司 | A kind of server electrifying timing sequence detection method and system based on CPLD-FPGA |
| CN108919935A (en) * | 2018-07-12 | 2018-11-30 | 浪潮电子信息产业股份有限公司 | Monitoring method, device and equipment for power supply on server mainboard |
| CN109408339A (en) * | 2018-11-05 | 2019-03-01 | 郑州云海信息技术有限公司 | A kind of CPLD/FPGA register control method and system |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113115279A (en) * | 2020-01-10 | 2021-07-13 | 奉加微电子（上海）有限公司 | Automatic association pairing system and method for ammeter and circuit breaker |
| CN113115279B (en) * | 2020-01-10 | 2024-03-26 | 奉加科技(上海)股份有限公司 | Automatic association pairing system and method for ammeter and circuit breaker |
| CN111857314A (en) * | 2020-07-14 | 2020-10-30 | 苏州浪潮智能科技有限公司 | Method, device and medium for controlling server power-on based on power supply installation stroke |
| CN112083786A (en) * | 2020-08-31 | 2020-12-15 | 无锡小天鹅电器有限公司 | Low-power-consumption system, low-power-consumption control method and household appliance |
| CN112083786B (en) * | 2020-08-31 | 2023-08-18 | 无锡小天鹅电器有限公司 | Low-power consumption system, low-power consumption control method and household appliance |
| WO2022111048A1 (en) * | 2020-11-30 | 2022-06-02 | 苏州浪潮智能科技有限公司 | Power supply control method and apparatus, and server and non-volatile storage medium |
| CN114356687A (en) * | 2021-11-19 | 2022-04-15 | 苏州浪潮智能科技有限公司 | Signal detection method and device and electronic equipment |
| CN114356687B (en) * | 2021-11-19 | 2023-11-14 | 苏州浪潮智能科技有限公司 | Signal detection method and device and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110032264A (en) | A kind of progress control method of server, equipment and storage medium | |
| US4456993A (en) | Data processing system with error processing apparatus and error processing method | |
| CN102214152B (en) | Fast exit from self-refresh state of a memory device | |
| US20080043555A1 (en) | Timing control for sense amplifiers in a memory circuit | |
| CN115221500A (en) | JTAG control method and device based on chip life cycle | |
| CN110049380A (en) | A kind of temprature control method, system and the readable medium of the interchanger based on BMC | |
| CN113223566B (en) | Control system and control method of memory | |
| TWI750109B (en) | Hard disk power consumption, hard disk power consumption management service control method and device | |
| CN106330327B (en) | Method and device for managing enabling state of optical module | |
| EP2466414B1 (en) | Quad-data rate controller and realization method thereof | |
| TWI803211B (en) | Random command generation system and random command generation method | |
| CN110046075A (en) | A kind of HPL test method and equipment | |
| CN110442497A (en) | A kind of alarm method, equipment and the readable medium of virtualization system storage state | |
| CN106149284A (en) | A kind of washing machine fault detect processing method | |
| CN100354814C (en) | Method for writing data into memory and the control device | |
| JP2024500591A (en) | Rowhammer refresh method, rowhammer refresh circuit and semiconductor memory | |
| TW201344399A (en) | Control method and electronic device utilizing the same | |
| CN110532218B (en) | double-CPU information interaction method in relay protection device | |
| CN110502403A (en) | A kind of method, equipment and storage medium showing CPLD version | |
| JP2003050750A (en) | Microcomputer | |
| JP2979918B2 (en) | Interrupt detection circuit | |
| JPH07226083A (en) | Semiconductor memory and pulse shaper | |
| JPH10301853A (en) | Device writing inhibiting circuit | |
| CN116755746A (en) | Method, device and system for upgrading intelligent communication unit | |
| JP2003256402A (en) | Microcomputer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20190719 |
|
| RJ01 | Rejection of invention patent application after publication |