Nothing Special   »   [go: up one dir, main page]

ATE516551T1 - Vereinigter dma - Google Patents

Vereinigter dma

Info

Publication number
ATE516551T1
ATE516551T1 AT06815807T AT06815807T ATE516551T1 AT E516551 T1 ATE516551 T1 AT E516551T1 AT 06815807 T AT06815807 T AT 06815807T AT 06815807 T AT06815807 T AT 06815807T AT E516551 T1 ATE516551 T1 AT E516551T1
Authority
AT
Austria
Prior art keywords
dma
interface circuit
host
memory locations
controller
Prior art date
Application number
AT06815807T
Other languages
English (en)
Inventor
Dominic Go
Mark Hayter
Zongijan Chen
Ruchi Wadhawan
Weichun Ku
Original Assignee
Apple Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Apple Inc filed Critical Apple Inc
Application granted granted Critical
Publication of ATE516551T1 publication Critical patent/ATE516551T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT06815807T 2005-09-29 2006-09-29 Vereinigter dma ATE516551T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/238,790 US7496695B2 (en) 2005-09-29 2005-09-29 Unified DMA
PCT/US2006/038081 WO2007041301A1 (en) 2005-09-29 2006-09-29 Unified dma

Publications (1)

Publication Number Publication Date
ATE516551T1 true ATE516551T1 (de) 2011-07-15

Family

ID=37775218

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06815807T ATE516551T1 (de) 2005-09-29 2006-09-29 Vereinigter dma

Country Status (8)

Country Link
US (6) US7496695B2 (de)
EP (1) EP1943595B1 (de)
JP (1) JP4815491B2 (de)
CN (1) CN101317166B (de)
AT (1) ATE516551T1 (de)
ES (1) ES2369715T3 (de)
TW (1) TWI420316B (de)
WO (1) WO2007041301A1 (de)

Families Citing this family (140)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8438265B2 (en) * 2004-11-04 2013-05-07 International Business Machines Corporation Method of offloading iSCSI PDU corruption-detection digest generation from a host processing unit, and related iSCSI offload engine
US7496695B2 (en) 2005-09-29 2009-02-24 P.A. Semi, Inc. Unified DMA
US7620746B2 (en) * 2005-09-29 2009-11-17 Apple Inc. Functional DMA performing operation on DMA data and writing result of operation
US20090063629A1 (en) 2006-03-06 2009-03-05 Lg Electronics Inc. Data transfer controlling method, content transfer controlling method, content processing information acquisition method and content transfer system
US8429300B2 (en) 2006-03-06 2013-04-23 Lg Electronics Inc. Data transferring method
US20090133129A1 (en) 2006-03-06 2009-05-21 Lg Electronics Inc. Data transferring method
US7783799B1 (en) * 2006-08-31 2010-08-24 American Megatrends, Inc. Remotely controllable switch and testing methods using same
KR20080022476A (ko) 2006-09-06 2008-03-11 엘지전자 주식회사 논컴플라이언트 컨텐츠 처리 방법 및 디알엠 상호 호환시스템
JP4747077B2 (ja) * 2006-11-16 2011-08-10 ルネサスエレクトロニクス株式会社 演算回路
CN101212822B (zh) * 2006-12-28 2010-12-01 杭州华三通信技术有限公司 在以太网上进行同步时分交换的以太网交换方法与设备
CN101542495B (zh) * 2007-01-05 2014-10-22 Lg电子株式会社 用于传递资源的方法和用于提供信息的方法
US7620749B2 (en) * 2007-01-10 2009-11-17 International Business Machines Corporation Descriptor prefetch mechanism for high latency and out of order DMA device
US7603490B2 (en) * 2007-01-10 2009-10-13 International Business Machines Corporation Barrier and interrupt mechanism for high latency and out of order DMA device
KR101457689B1 (ko) 2007-02-16 2014-11-04 엘지전자 주식회사 멀티 도메인 매니저의 운영 방법 및 도메인 시스템
JP2008210280A (ja) * 2007-02-27 2008-09-11 Fujitsu Ltd 半導体装置及びｄｍａコントローラ
US8069279B2 (en) 2007-03-05 2011-11-29 Apple Inc. Data flow control within and between DMA channels
US20080317245A1 (en) * 2007-06-20 2008-12-25 Franny Wei Hash function implemention with ROM and CSA
US7916728B1 (en) 2007-09-28 2011-03-29 F5 Networks, Inc. Lockless atomic table update
US8959307B1 (en) 2007-11-16 2015-02-17 Bitmicro Networks, Inc. Reduced latency memory read transactions in storage devices
DE102008009634A1 (de) * 2008-02-15 2009-08-27 Carl Zeiss Microimaging Gmbh Peripherieschnittstelle und Verfahren zur Datenübermittlung, insbesondere für Laser-Scanning-Mikroskop
TWI394049B (zh) * 2008-02-20 2013-04-21 Ralink Technology Corp 直接記憶體存取系統及其傳送/接收封包之方法
US20090248910A1 (en) * 2008-04-01 2009-10-01 Apple Inc. Central dma with arbitrary processing functions
US8306036B1 (en) 2008-06-20 2012-11-06 F5 Networks, Inc. Methods and systems for hierarchical resource allocation through bookmark allocation
GB0814484D0 (en) * 2008-08-07 2008-09-10 Icera Inc Dma engine
US8769681B1 (en) 2008-08-11 2014-07-01 F5 Networks, Inc. Methods and system for DMA based distributed denial of service protection
US8447884B1 (en) 2008-12-01 2013-05-21 F5 Networks, Inc. Methods for mapping virtual addresses to physical addresses in a network device and systems thereof
US8880696B1 (en) 2009-01-16 2014-11-04 F5 Networks, Inc. Methods for sharing bandwidth across a packetized bus and systems thereof
US9152483B2 (en) 2009-01-16 2015-10-06 F5 Networks, Inc. Network devices with multiple fully isolated and independently resettable direct memory access channels and methods thereof
US8103809B1 (en) 2009-01-16 2012-01-24 F5 Networks, Inc. Network devices with multiple direct memory access channels and methods thereof
US8112491B1 (en) 2009-01-16 2012-02-07 F5 Networks, Inc. Methods and systems for providing direct DMA
US8880632B1 (en) * 2009-01-16 2014-11-04 F5 Networks, Inc. Method and apparatus for performing multiple DMA channel based network quality of service
WO2010113167A1 (en) * 2009-03-30 2010-10-07 Hewlett-Packard Development Company L.P. Deduplication of data stored in a copy volume
US8583839B2 (en) * 2009-11-30 2013-11-12 Lsi Corporation Context processing for multiple active write commands in a media controller architecture
US8638799B2 (en) * 2009-07-10 2014-01-28 Hewlett-Packard Development Company, L.P. Establishing network quality of service for a virtual machine
US8665601B1 (en) 2009-09-04 2014-03-04 Bitmicro Networks, Inc. Solid state drive with improved enclosure assembly
US8447908B2 (en) 2009-09-07 2013-05-21 Bitmicro Networks, Inc. Multilevel memory bus system for solid-state mass storage
US8560804B2 (en) 2009-09-14 2013-10-15 Bitmicro Networks, Inc. Reducing erase cycles in an electronic storage device that uses at least one erase-limited memory device
WO2011040928A1 (en) * 2009-10-02 2011-04-07 Intel Corporation Method and appratus for managing a random array of independent disks (raid)
US8190794B2 (en) * 2009-10-21 2012-05-29 Texas Instruments Incorporated Control function for memory based buffers
US9313047B2 (en) 2009-11-06 2016-04-12 F5 Networks, Inc. Handling high throughput and low latency network data packets in a traffic management device
CN102118426B (zh) * 2009-12-31 2014-09-17 方正宽带网络服务股份有限公司 网络安全支付终端及其网络安全支付方法
US8458377B2 (en) * 2010-03-05 2013-06-04 Lsi Corporation DMA engine capable of concurrent data manipulation
TWI424372B (zh) * 2010-03-24 2014-01-21 Altek Corp Selectable image line path means
TWI465905B (zh) * 2010-09-22 2014-12-21 Toshiba Kk 記憶體系統、主機控制器、及直接記憶體存取之控制方法
US20120179847A1 (en) * 2011-01-12 2012-07-12 Standard Microsystems Corporation Method and System for Implementing Bus Operations with Precise Timing
US10135831B2 (en) 2011-01-28 2018-11-20 F5 Networks, Inc. System and method for combining an access control system with a traffic management system
US8516164B2 (en) * 2011-05-24 2013-08-20 International Business Machines Corporation Implementing storage adapter performance optimization with enhanced hardware and software interface
US8495259B2 (en) * 2011-05-24 2013-07-23 International Business Machines Corporation Implementing storage adapter performance optimization with hardware chains to select performance path
US8886881B2 (en) 2011-05-24 2014-11-11 International Business Machines Corporation Implementing storage adapter performance optimization with parity update footprint mirroring
US8544029B2 (en) 2011-05-24 2013-09-24 International Business Machines Corporation Implementing storage adapter performance optimization with chained hardware operations minimizing hardware/firmware interactions
US8868828B2 (en) 2011-05-24 2014-10-21 International Business Machines Corporation Implementing storage adapter performance optimization with cache data/directory mirroring
US8793462B2 (en) 2011-05-24 2014-07-29 International Business Machines Corporation Implementing storage adapter performance optimization with enhanced resource pool allocation
US8656213B2 (en) 2011-05-24 2014-02-18 International Business Machines Corporation Implementing storage adapter performance optimization with chained hardware operations and error recovery firmware path
US8495258B2 (en) 2011-05-24 2013-07-23 International Business Machines Corporation Implementing storage adapter performance optimization with hardware accelerators offloading firmware for buffer allocation and automatically DMA
US9372755B1 (en) 2011-10-05 2016-06-21 Bitmicro Networks, Inc. Adaptive power cycle sequences for data recovery
US9036822B1 (en) 2012-02-15 2015-05-19 F5 Networks, Inc. Methods for managing user information and devices thereof
US9419972B2 (en) * 2012-03-30 2016-08-16 Intel Corporation Two dimensional direct memory access scheme for enhanced network protocol processing performance
US9043669B1 (en) 2012-05-18 2015-05-26 Bitmicro Networks, Inc. Distributed ECC engine for storage media
US10187309B1 (en) * 2012-08-20 2019-01-22 Amazon Technologies, Inc. Congestion mitigation in networks using flow-based hashing
US10182010B1 (en) * 2012-08-20 2019-01-15 Amazon Technologies, Inc. Flow collision avoidance
US20140089553A1 (en) * 2012-09-24 2014-03-27 Broadcom Corporation Interface between a host and a peripheral device
US10033837B1 (en) 2012-09-29 2018-07-24 F5 Networks, Inc. System and method for utilizing a data reducing module for dictionary compression of encoded data
US8996926B2 (en) * 2012-10-15 2015-03-31 Infineon Technologies Ag DMA integrity checker
US9270602B1 (en) 2012-12-31 2016-02-23 F5 Networks, Inc. Transmit rate pacing of large network traffic bursts to reduce jitter, buffer overrun, wasted bandwidth, and retransmissions
US8732352B1 (en) 2013-01-25 2014-05-20 Apple Inc. Dynamic allocation of buffers for direct memory access
US10375155B1 (en) 2013-02-19 2019-08-06 F5 Networks, Inc. System and method for achieving hardware acceleration for asymmetric flow connections
JP2013102556A (ja) * 2013-03-05 2013-05-23 Renesas Electronics Corp 通信装置及び方法
US9423457B2 (en) 2013-03-14 2016-08-23 Bitmicro Networks, Inc. Self-test solution for delay locked loops
US10120694B2 (en) 2013-03-15 2018-11-06 Bitmicro Networks, Inc. Embedded system boot from a storage device
US9916213B1 (en) 2013-03-15 2018-03-13 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US9400617B2 (en) 2013-03-15 2016-07-26 Bitmicro Networks, Inc. Hardware-assisted DMA transfer with dependency table configured to permit-in parallel-data drain from cache without processor intervention when filled or drained
US9720603B1 (en) 2013-03-15 2017-08-01 Bitmicro Networks, Inc. IOC to IOC distributed caching architecture
US9501436B1 (en) 2013-03-15 2016-11-22 Bitmicro Networks, Inc. Multi-level message passing descriptor
US9875205B1 (en) 2013-03-15 2018-01-23 Bitmicro Networks, Inc. Network of memory systems
US9734067B1 (en) 2013-03-15 2017-08-15 Bitmicro Networks, Inc. Write buffering
US9430386B2 (en) 2013-03-15 2016-08-30 Bitmicro Networks, Inc. Multi-leveled cache management in a hybrid storage system
US9842024B1 (en) 2013-03-15 2017-12-12 Bitmicro Networks, Inc. Flash electronic disk with RAID controller
US9934045B1 (en) 2013-03-15 2018-04-03 Bitmicro Networks, Inc. Embedded system boot from a storage device
US9798688B1 (en) 2013-03-15 2017-10-24 Bitmicro Networks, Inc. Bus arbitration with routing and failover mechanism
US10489318B1 (en) 2013-03-15 2019-11-26 Bitmicro Networks, Inc. Scatter-gather approach for parallel data transfer in a mass storage system
US9971524B1 (en) 2013-03-15 2018-05-15 Bitmicro Networks, Inc. Scatter-gather approach for parallel data transfer in a mass storage system
US9672178B1 (en) 2013-03-15 2017-06-06 Bitmicro Networks, Inc. Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system
US8984184B2 (en) * 2013-04-05 2015-03-17 William Marsh Rice University System and method for managing input/output data of peripheral devices
US9256558B2 (en) * 2013-06-27 2016-02-09 Silicon Laboratories Inc. Direct memory access descriptor-based synchronization
US9251107B2 (en) * 2013-06-27 2016-02-02 Silicon Laboratories Inc. Immediate direct memory access descriptor-based write operation
US9864606B2 (en) 2013-09-05 2018-01-09 F5 Networks, Inc. Methods for configurable hardware logic device reloading and devices thereof
CN103500149A (zh) * 2013-09-29 2014-01-08 华为技术有限公司 直接内存访问控制器和直接内存访问控制方法
WO2015095000A1 (en) 2013-12-16 2015-06-25 F5 Networks, Inc. Methods for facilitating improved user authentication using persistent data and devices thereof
US10110518B2 (en) 2013-12-18 2018-10-23 Mellanox Technologies, Ltd. Handling transport layer operations received out of order
KR20150095139A (ko) 2014-02-12 2015-08-20 삼성전자주식회사 채널 버퍼로의 직접 접근이 가능한 직접 메모리 접근 컨트롤러 및 시스템.
US9354818B2 (en) 2014-02-25 2016-05-31 Kabushiki Kaisha Toshiba Memory device and data storing method
US9811461B1 (en) 2014-04-17 2017-11-07 Bitmicro Networks, Inc. Data storage system
US10025736B1 (en) 2014-04-17 2018-07-17 Bitmicro Networks, Inc. Exchange message protocol message transmission between two devices
US9952991B1 (en) 2014-04-17 2018-04-24 Bitmicro Networks, Inc. Systematic method on queuing of descriptors for multiple flash intelligent DMA engine operation
US10078604B1 (en) 2014-04-17 2018-09-18 Bitmicro Networks, Inc. Interrupt coalescing
US10042792B1 (en) 2014-04-17 2018-08-07 Bitmicro Networks, Inc. Method for transferring and receiving frames across PCI express bus for SSD device
US10055150B1 (en) 2014-04-17 2018-08-21 Bitmicro Networks, Inc. Writing volatile scattered memory metadata to flash device
US10015143B1 (en) 2014-06-05 2018-07-03 F5 Networks, Inc. Methods for securing one or more license entitlement grants and devices thereof
US9851941B2 (en) * 2014-06-18 2017-12-26 Nxp Usa, Inc. Method and apparatus for handling incoming data frames
US11838851B1 (en) 2014-07-15 2023-12-05 F5, Inc. Methods for managing L7 traffic classification and devices thereof
US10031860B2 (en) 2014-09-24 2018-07-24 Western Digital Technologies, Inc. Memory transfer of objects in a data storage device
US9851901B2 (en) 2014-09-26 2017-12-26 Western Digital Technologies, Inc. Transfer of object memory references in a data storage device
US10182013B1 (en) 2014-12-01 2019-01-15 F5 Networks, Inc. Methods for managing progressive image delivery and devices thereof
US9934185B2 (en) * 2015-01-12 2018-04-03 Xilinx, Inc. Processing system network controller with interface to programmable logic
US11895138B1 (en) 2015-02-02 2024-02-06 F5, Inc. Methods for improving web scanner accuracy and devices thereof
CN106295267B (zh) * 2015-06-09 2019-04-19 阿里巴巴集团控股有限公司 一种访问电子设备的物理内存中私密数据的方法和装置
TWI575384B (zh) * 2015-09-04 2017-03-21 慧榮科技股份有限公司 通道控制裝置
US10185678B1 (en) * 2015-10-30 2019-01-22 Amazon Technologies, Inc. Universal offloading engine
US9977619B2 (en) 2015-11-06 2018-05-22 Vivante Corporation Transfer descriptor for memory access commands
US9959227B1 (en) * 2015-12-16 2018-05-01 Amazon Technologies, Inc. Reducing input/output latency using a direct memory access (DMA) engine
US10366024B2 (en) 2016-05-09 2019-07-30 International Business Machines Corporation Synchronous input/output computer system including hardware invalidation of synchronous input/output context
US10552050B1 (en) 2017-04-07 2020-02-04 Bitmicro Llc Multi-dimensional computer storage system
US10972453B1 (en) 2017-05-03 2021-04-06 F5 Networks, Inc. Methods for token refreshment based on single sign-on (SSO) for federated identity environments and devices thereof
US10409732B2 (en) * 2017-05-31 2019-09-10 Nxp Usa, Inc. Sparse matrix accelerator
US10191871B2 (en) 2017-06-20 2019-01-29 Infineon Technologies Ag Safe double buffering using DMA safe linked lists
CN109240954A (zh) * 2017-07-10 2019-01-18 恩智浦美国有限公司 具有触发序列发生器的dma控制器
US10558599B2 (en) * 2017-09-12 2020-02-11 Nxp Usa, Inc. Method and apparatus for loading a matrix into an accelerator
JP6944117B2 (ja) * 2018-03-08 2021-10-06 富士通株式会社 情報処理装置、転送制御方法および転送制御プログラム
US11855898B1 (en) 2018-03-14 2023-12-26 F5, Inc. Methods for traffic dependent direct memory access optimization and devices thereof
US10592250B1 (en) * 2018-06-21 2020-03-17 Amazon Technologies, Inc. Self-refill for instruction buffer
US10601738B2 (en) * 2018-06-30 2020-03-24 Intel Corporation Technologies for buffering received network packet data
CN110825485A (zh) * 2018-08-07 2020-02-21 华为技术有限公司 数据处理的方法、设备和服务器
US11537716B1 (en) 2018-11-13 2022-12-27 F5, Inc. Methods for detecting changes to a firmware and devices thereof
US10983793B2 (en) 2019-03-29 2021-04-20 Intel Corporation Array broadcast and reduction systems and methods
FR3094507A1 (fr) 2019-03-29 2020-10-02 Stmicroelectronics (Grenoble 2) Sas Accès direct en mémoire
US10642766B1 (en) * 2019-07-15 2020-05-05 Daniel Kilsdonk Facilitating sequential data transformations via direct memory access
CN112994722A (zh) * 2019-12-16 2021-06-18 瑞昱半导体股份有限公司 通讯系统、通讯方法以及媒体存取控制电路
US11526618B2 (en) 2020-01-29 2022-12-13 Samsung Electronics Co., Ltd. Methods and apparatus for offloading encryption
US11606346B2 (en) * 2020-06-29 2023-03-14 Rockwell Automation Technologies, Inc. Method and apparatus for managing reception of secure data packets
CN112540730B (zh) * 2020-12-14 2022-02-08 无锡众星微系统技术有限公司 可动态重构的dma阵列
US11829237B1 (en) 2021-03-05 2023-11-28 Apple Inc. Error detection and recovery when streaming data
CN113297112B (zh) * 2021-04-15 2022-05-17 上海安路信息科技股份有限公司 PCIe总线的数据传输方法、系统及电子设备
CN115408313A (zh) * 2021-05-26 2022-11-29 意法半导体应用有限公司 处理系统、相关的集成电路、设备和方法
US11762794B2 (en) * 2021-05-26 2023-09-19 Stmicroelectronics Application Gmbh Processing system, related integrated circuit, device and method
US12039330B1 (en) 2021-09-14 2024-07-16 Amazon Technologies, Inc. Programmable vector engine for efficient beam search
US12072818B2 (en) * 2022-04-28 2024-08-27 Infineon Technologies Ag Systems and methods for concurrent logging and event capture
US11622004B1 (en) 2022-05-02 2023-04-04 Mellanox Technologies, Ltd. Transaction-based reliable transport
CN115225592B (zh) * 2022-06-01 2024-01-12 裕太微(上海)电子有限公司 一种直接存储器访问数据传输方法及系统
US12008368B2 (en) 2022-09-21 2024-06-11 Amazon Technologies, Inc. Programmable compute engine having transpose operations
CN116701264B (zh) * 2023-08-02 2024-02-23 广东匠芯创科技有限公司 Dma控制系统的控制方法及dma控制系统

Family Cites Families (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4548082A (en) * 1984-08-28 1985-10-22 Central Institute For The Deaf Hearing aids, signal supplying apparatus, systems for compensating hearing deficiencies, and methods
US4797853A (en) 1985-11-15 1989-01-10 Unisys Corporation Direct memory access controller for improved system security, memory to memory transfers, and interrupt processing
JPS63137351A (ja) * 1986-11-28 1988-06-09 Matsushita Electric Ind Co Ltd 論理演算機能付ｄｍａｃ装置
US4947366A (en) 1987-10-02 1990-08-07 Advanced Micro Devices, Inc. Input/output controller incorporating address mapped input/output windows and read ahead/write behind capabilities
US4989251A (en) * 1988-05-10 1991-01-29 Diaphon Development Ab Hearing aid programming interface and method
US5075846A (en) * 1989-09-29 1991-12-24 Motorola, Inc. Memory access serialization as an MMU page attribute
EP0470030A3 (en) 1990-08-02 1993-04-21 International Business Machines Corporation Fast memory power-on diagnostics using direct memory addressing
EP0473102B1 (de) 1990-08-29 1995-11-22 Honeywell Inc. Datenübertragungssystem mit Kontrollsummerechenmittel
CA2069711C (en) * 1991-09-18 1999-11-30 Donald Edward Carmon Multi-media signal processor computer system
JPH05143520A (ja) 1991-11-19 1993-06-11 Nec Ibaraki Ltd Ｄｍａ転送方式
JPH05242009A (ja) 1992-03-03 1993-09-21 Japan Radio Co Ltd 直接メモリアクセス装置
US5461710A (en) 1992-03-20 1995-10-24 International Business Machines Corporation Method for providing a readily distinguishable template and means of duplication thereof in a computer system graphical user interface
JPH06175960A (ja) 1992-12-08 1994-06-24 Fujitsu Ltd アドレス確認方式
US5640399A (en) * 1993-10-20 1997-06-17 Lsi Logic Corporation Single chip network router
DE4340817A1 (de) * 1993-12-01 1995-06-08 Toepholm & Westermann Schaltungsanordnung für die automatische Regelung von Hörhilfsgeräten
US5634069A (en) * 1994-01-28 1997-05-27 Vlsi Technology, Inc. Encoding assertion and de-assertion of interrupt requests and DMA requests in a serial bus I/O system
US5687316A (en) 1994-07-29 1997-11-11 International Business Machines Corporation Communication apparatus and methods having P-MAC, I-MAC engines and buffer bypass for simultaneously transmitting multimedia and packet data
JP3011035B2 (ja) * 1994-12-08 2000-02-21 株式会社日立製作所 計算機システム
US5825774A (en) * 1995-07-12 1998-10-20 3Com Corporation Packet characterization using code vectors
US5737638A (en) 1995-07-14 1998-04-07 International Business Machines Corporation System for determining plurality of data transformations to be performed upon single set of data during single transfer by examining communication data structure
US6175883B1 (en) * 1995-11-21 2001-01-16 Quantum Corporation System for increasing data transfer rate using sychronous DMA transfer protocol by reducing a timing delay at both sending and receiving devices
JPH1040211A (ja) * 1996-04-30 1998-02-13 Texas Instr Inc <Ti> パケット化されたデータ通信インタフェース機器内での直接メモリアクセス優先順位を割り当てるための方法ならびにｄｍａチャンネル回路
JPH09305530A (ja) 1996-05-16 1997-11-28 Brother Ind Ltd Ｄｍａコントローラ
JP3638729B2 (ja) 1996-09-06 2005-04-13 株式会社日立製作所 データ記憶制御方法及び装置
US5854908A (en) * 1996-10-15 1998-12-29 International Business Machines Corporation Computer system generating a processor interrupt in response to receiving an interrupt/data synchronizing signal over a data bus
JPH10187593A (ja) * 1996-12-24 1998-07-21 Toshiba Corp データ転送制御装置及び同装置に適用するデータ転送制御方法
US5881248A (en) 1997-03-06 1999-03-09 Advanced Micro Devices, Inc. System and method for optimizing system bus bandwidth in an embedded communication system
US5978866A (en) * 1997-03-10 1999-11-02 Integrated Technology Express, Inc. Distributed pre-fetch buffer for multiple DMA channel device
EP0874320B1 (de) * 1997-04-02 2007-02-21 Matsushita Electric Industrial Co., Ltd. Hochgeschwindigkeits-Daten-Ein/Ausgangsgerät zur Übertragung der Daten in den internen Speicher, Behandlungsausführung auf den Daten und Ausgabe der Daten
JPH1145157A (ja) * 1997-07-24 1999-02-16 Internatl Business Mach Corp <Ibm> データ転送装置、ディスク装置及びデータ転送方法
US5944800A (en) * 1997-09-12 1999-08-31 Infineon Technologies Corporation Direct memory access unit having a definable plurality of transfer channels
US6708273B1 (en) 1997-09-16 2004-03-16 Safenet, Inc. Apparatus and method for implementing IPSEC transforms within an integrated circuit
US6070182A (en) * 1998-06-05 2000-05-30 Intel Corporation Data processor having integrated boolean and adder logic for accelerating storage and networking applications
US6275877B1 (en) * 1998-10-27 2001-08-14 James Duda Memory access controller
US6624816B1 (en) 1999-09-10 2003-09-23 Intel Corporation Method and apparatus for scalable image processing
WO2001060036A1 (de) 2000-02-09 2001-08-16 Swisscom Mobile Ag Decodiergerät, decodierverfahren und chipkarte
US7089344B1 (en) * 2000-06-09 2006-08-08 Motorola, Inc. Integrated processor platform supporting wireless handheld multi-media devices
US6535208B1 (en) 2000-09-05 2003-03-18 Ati International Srl Method and apparatus for locking a plurality of display synchronization signals
AU2001225008A1 (en) 2000-10-27 2002-05-06 Siemens Aktiengesellschaft Device for transmitting data flows in telecommunications terminals
US7089335B2 (en) * 2000-10-30 2006-08-08 Microsoft Corporation Bridging multiple network segments and exposing the multiple network segments as a single network to a higher level networking software on a bridging computing device
US8522041B2 (en) * 2000-12-07 2013-08-27 Sony Corporation System and method for efficiently performing a data encryption operation
US7139848B1 (en) * 2000-12-08 2006-11-21 Xilinx, Inc. DMA protocol extension for packet-based transfer
US7254651B2 (en) * 2000-12-18 2007-08-07 Redback Networks Inc. Scheduler for a direct memory access device having multiple channels
US6874040B2 (en) 2000-12-19 2005-03-29 International Business Machines Corporation Employing a data mover to communicate between dynamically selected zones of a central processing complex
US6948010B2 (en) 2000-12-20 2005-09-20 Stratus Technologies Bermuda Ltd. Method and apparatus for efficiently moving portions of a memory block
JPWO2002060175A1 (ja) 2001-01-25 2004-05-27 ソニー株式会社 データ転送装置
US20050060441A1 (en) * 2001-03-27 2005-03-17 Schmisseur Mark A. Multi-use data access descriptor
US6912602B2 (en) 2001-11-20 2005-06-28 Broadcom Corporation System having two or more packet interfaces, a switch, and a shared packet DMA circuit
JP3775318B2 (ja) 2002-03-20 2006-05-17 セイコーエプソン株式会社 データ転送制御装置及び電子機器
US7269739B2 (en) 2002-05-30 2007-09-11 International Business Machines Corporation Method and system for allowing for the secure transmission and reception of data in a processing system
TWI226546B (en) * 2002-06-18 2005-01-11 Via Tech Inc Method for checking address of data to be transferred in DMA mode and DMA controller
US6807600B2 (en) 2002-07-24 2004-10-19 Intel Corporation Method, system, and program for memory based data transfer
JP2004118252A (ja) * 2002-09-24 2004-04-15 Renesas Technology Corp 半導体データ処理装置
US7219169B2 (en) 2002-09-30 2007-05-15 Sun Microsystems, Inc. Composite DMA disk controller for efficient hardware-assisted data transfer operations
US20040073721A1 (en) * 2002-10-10 2004-04-15 Koninklijke Philips Electronics N.V. DMA Controller for USB and like applications
US7119808B2 (en) 2003-07-15 2006-10-10 Alienware Labs Corp. Multiple parallel processor computer graphics system
US7334059B2 (en) 2004-03-03 2008-02-19 Freescale Semiconductor, Inc. Multiple burst protocol device controller
JP4698982B2 (ja) 2004-04-06 2011-06-08 株式会社日立製作所 暗号処理を行うストレージシステム
US7260688B1 (en) * 2004-04-15 2007-08-21 Xilinx, Inc. Method and apparatus for controlling access to memory circuitry
JP4447977B2 (ja) * 2004-06-30 2010-04-07 富士通マイクロエレクトロニクス株式会社 セキュアプロセッサ、およびセキュアプロセッサ用プログラム。
US7955264B2 (en) * 2004-07-07 2011-06-07 General Electric Company System and method for providing communication between ultrasound scanners
TWM261751U (en) 2004-07-09 2005-04-11 Uniwill Comp Corp Switching display processing architecture for information device
US7386642B2 (en) * 2005-01-28 2008-06-10 Sony Computer Entertainment Inc. IO direct memory access system and method
JP4668645B2 (ja) 2005-02-24 2011-04-13 パナソニック株式会社 Ｄｍａコントローラ及びデータ転送制御方法
JP4791741B2 (ja) 2005-03-16 2011-10-12 株式会社リコー データ処理装置とデータ処理方法
JP2006293748A (ja) 2005-04-12 2006-10-26 Canon Inc 情報処理装置
JP2006338533A (ja) 2005-06-03 2006-12-14 Renesas Technology Corp Ｅｃｃ回路を有するマルチレイヤバスシステム
US7930444B2 (en) * 2005-06-30 2011-04-19 Freescale Semiconductor, Inc. Device and method for controlling multiple DMA tasks
US20070022225A1 (en) * 2005-07-21 2007-01-25 Mistletoe Technologies, Inc. Memory DMA interface with checksum
JP2007065963A (ja) 2005-08-31 2007-03-15 Renesas Technology Corp データ転送システム
US7620746B2 (en) 2005-09-29 2009-11-17 Apple Inc. Functional DMA performing operation on DMA data and writing result of operation
US7496695B2 (en) 2005-09-29 2009-02-24 P.A. Semi, Inc. Unified DMA
JP2007208696A (ja) 2006-02-02 2007-08-16 Seiko Epson Corp 暗号処理回路及び印刷装置
FR2899354A1 (fr) 2006-03-28 2007-10-05 St Microelectronics Sa Traitement de donnees avec transfert de donnees entre memoires.
US8681159B2 (en) 2006-08-04 2014-03-25 Apple Inc. Method and apparatus for switching between graphics sources
US8069279B2 (en) 2007-03-05 2011-11-29 Apple Inc. Data flow control within and between DMA channels

Also Published As

Publication number Publication date
US20120297097A1 (en) 2012-11-22
TW200731080A (en) 2007-08-16
US8032670B2 (en) 2011-10-04
US7496695B2 (en) 2009-02-24
US20110314186A1 (en) 2011-12-22
CN101317166B (zh) 2013-04-17
CN101317166A (zh) 2008-12-03
US8566485B2 (en) 2013-10-22
JP2009510630A (ja) 2009-03-12
US8209446B2 (en) 2012-06-26
US8417844B2 (en) 2013-04-09
US7680963B2 (en) 2010-03-16
US20100131680A1 (en) 2010-05-27
US20120233360A1 (en) 2012-09-13
TWI420316B (zh) 2013-12-21
US20070162652A1 (en) 2007-07-12
EP1943595B1 (de) 2011-07-13
EP1943595A1 (de) 2008-07-16
ES2369715T3 (es) 2011-12-05
US20070073922A1 (en) 2007-03-29
JP4815491B2 (ja) 2011-11-16
WO2007041301A1 (en) 2007-04-12

Similar Documents

Publication Publication Date Title
ATE516551T1 (de) Vereinigter dma
TW200745856A (en) Address space emulation
HK1250270A1 (zh) 存儲器電路系統和方法
ATE355695T1 (de) Virtuelle netzwerkadressen
TW200723002A (en) Memory interface to bridge memory buses
FI20060637A0 (fi) Verkkoon pääsy kannettavan muistilaitteen avulla
DE602004027078D1 (de)
TW200617692A (en) System and method for passing information from one device driver to another
TW200741461A (en) Memory interface to bridge memory buses
TW200636585A (en) Software breakpoints for use with memory devices
WO2007042428A3 (en) Apparatus and method for handling dma requests in a virtual memory environment
EP1696332A3 (de) Interner drahtloser Hochgeschwindigkeitsbus
WO2006118685A3 (en) Lpc configuration sharing method
GB2432943A (en) Data transfer into a processor cache using a DMA controller in the processor
TW200725274A (en) Low profile storage device
AU2003259191A8 (en) Method, system, and program for memory based data transfer
TW200509141A (en) Semiconductor memory device
AU2003254040A8 (en) Method, system, and program for configuring components on a bus for input/output operations
TW200609727A (en) Method and apparatus for dynamic hosting partition page assignment
ATE467183T1 (de) Busverbindungseinrichtung
TW200519964A (en) Memory system mounted directly on board and associated method
TW200638214A (en) Motherboard and bridge module therefor
TW200632735A (en) Method and apparatus for the expansion of flash memory
AU2003289919A1 (en) Memory system comprising a plurality of memory controllers and method for synchronizing the same
WO2006079986A3 (en) Data processing system and method for memory defragmentation

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties