Nothing Special   »   [go: up one dir, main page]

Tay et al., 2004 - Google Patents

Determination of critical defect size for delamination failure of the pad/encapsulant interface of plastic IC packages undergoing solder reflow

Tay et al., 2004

Document ID
3565865309960938945
Author
Tay A
Ma Y
Publication year
Publication venue
2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No. 04CH37546)

External Links

Snippet

During the solder reflow process thermal stresses are induced in a plastic-encapsulated IC package due to the mismatch of coefficient of thermal expansion (CTE) between the plastic encapsulant, the silicon chip and the leadframe-pad. Inherent voids or defects at the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N2203/00Investigating strength properties of solid materials by application of mechanical stress
    • G01N2203/02Details not specific for a particular testing method
    • G01N2203/0202Control of the test
    • G01N2203/0212Theories, calculations
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2868Complete testing stations; systems; procedures; software aspects
    • G01R31/287Procedures; Software aspects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N3/00Investigating strength properties of solid materials by application of mechanical stress
    • G01N3/60Investigating resistance of materials, e.g. refractory materials, to rapid heat changes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N2203/00Investigating strength properties of solid materials by application of mechanical stress
    • G01N2203/0058Kind of property studied

Similar Documents

Publication Publication Date Title
Tran et al. Temperature, moisture and mode-mixity effects on copper leadframe/EMC interfacial fracture toughness
Tay et al. Moisture-induced interfacial delamination growth in plastic IC packages during solder reflow
Apalowo et al. Investigation of hygrothermally induced failures in multilayer ceramic capacitors during thermal reflow process
Tay et al. Determination of critical defect size for delamination failure of the pad/encapsulant interface of plastic IC packages undergoing solder reflow
Tay et al. A study of delamination growth in the die-attach layer of plastic IC packages under hygrothermal loading during solder reflow
Tay et al. The effect of moisture on the critical defect size for delamination failure at the pad/encapsulant interface of plastic IC packages undergoing solder reflow
Tay et al. The impact of moisture diffusion during solder reflow on package reliability
Krieger et al. Cohesive zone experiments for copper/mold compound delamination
De Vreugd et al. Advanced viscoelastic material model for predicting warpage of a QFN panel
Xiao et al. Interfacial fracture properties and failure modeling for microelectronics
JP2006300855A (en) Method of estimating lifetime of structure having organic member
Lui Lifetime prediction of viscoplastic lead-free solder: A new solder material, SACQ
Tay et al. A numerical and experimental study of delamination of polymer-metal interfaces in plastic packages at solder reflow temperatures
Van Driel et al. Prediction of delamination in micro-electronic packages
Lee et al. Interfacial Fracture Analysis of CMOS Cu/Low-$ k $ BEOL Interconnect in Advanced Packaging Structures
Lin et al. Mechanics of interfacial delamination under hygrothermal stresses during reflow soldering
Saitoh Numerical stress analysis of resin cracking in LSI plastic packages under temperature cyclic loading
Tay et al. Failure of polymer-metal interfaces under hygrothermal loading
Shirley Popcorn cavity pressure
Zhang et al. Stress analysis of hygrothermal delamination of Quad Flat No-lead (QFN) packages
Heilmann et al. Advances and challenges of experimental reliability investigations for lifetime modelling of sintered silver based interconnections
Xiao et al. Establishing fracture properties of emc-copper interfaces in the visco-elastic temperature region
Modi et al. New insights in critical solder joint location
Palczynska et al. Simulation Driven Design of Novel Integrated Circuits--Physics of Failure Simulation of the Electronic Control Modules for Harsh Environment Application
Xiao Interface characterization and failure modeling for semiconductor application