Nothing Special   »   [go: up one dir, main page]

Chopra et al., 2006 - Google Patents

Current source driver model synthesis and worst-case alignment for accurate timing and noise analysis

Chopra et al., 2006

View PDF
Document ID
3167980277117537960
Author
Chopra K
Kashyap C
Su H
Blaauw D
Publication year
Publication venue
ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems

External Links

Snippet

Recent research has shown that accurate timing and noise analysis can be done using non- linear current source driver models. However, generating such non-linear driver models requires a fundamental change in library pre-characterization flow and has posed a …
Continue reading at blaauw.engin.umich.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5063—Analog circuit design, e.g. amplifiers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/20—Handling natural language data
    • G06F17/21—Text processing
    • G06F17/22—Manipulating or registering by use of codes, e.g. in sequence of text characters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/84—Timing analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/08—Multi-objective optimization

Similar Documents

Publication Publication Date Title
US7761275B2 (en) Synthesizing current source driver model for analysis of cell characteristics
US9129078B1 (en) Static timing analysis of integrated circuit designs with flexible noise and delay models of circuit stages
Chen et al. Miller factor for gate-level coupling delay calculation
US8601420B1 (en) Equivalent waveform model for static timing analysis of integrated circuit designs
US8245165B1 (en) Methods and apparatus for waveform based variational static timing analysis
US20090228250A1 (en) Parametric perturbations of performance metrics for integrated circuits
Li et al. Transient analysis of CMOS-gate-driven $ RLGC $ interconnects based on FDTD
US8966421B1 (en) Static timing analysis methods for integrated circuit designs using a multi-CCC current source model
US20060190881A1 (en) Method for estimating propagation noise based on effective capacitance in an integrated circuit chip
Goel et al. Statistical waveform and current source based standard cell models for accurate timing analysis
Chopra et al. Current source driver model synthesis and worst-case alignment for accurate timing and noise analysis
Gu et al. FSM model abstraction for analog/mixed-signal circuits by learning from I/O trajectories
Acar et al. TETA: Transistor-level waveform evaluation for timing analysis
Trihy Addressing library creation challenges from recent liberty extensions
Chen et al. Closed-form crosstalk noise metrics for physical design applications
Goel et al. Current source based standard cell model for accurate signal integrity and timing analysis
Tang et al. RDE-based transistor-level gate simulation for statistical static timing analysis
Feldmann et al. Towards a more physical approach to gate modeling for timing, noise, and power
Kawauchi et al. A new approach for accurate RTL power macro-modeling
Nazarian et al. Cell delay analysis based on rate-of-current change
Ding et al. Efficient crosstalk noise modeling using aggressor and tree reductions
Tang et al. A simplified transistor model for CMOS timing analysis
Gandikota Crosstalk noise analysis for nano-meter vlsi circuits
Nazarian et al. Gain-based Cell Delay Modeling
Tang et al. Transistor-level gate modeling for nano CMOS circuit verification considering statistical process variations