Gu et al., 2011 - Google Patents
FSM model abstraction for analog/mixed-signal circuits by learning from I/O trajectoriesGu et al., 2011
View PDF- Document ID
- 7102044362363081461
- Author
- Gu C
- Roychowdhury J
- Publication year
- Publication venue
- 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011)
External Links
Snippet
Abstraction of circuits is desirable for faster simulation and high-level system verification. In this paper, we present an algorithm that derives a Mealy machine from differential equations of a circuit by learning input-output trajectories. The key idea is adapted from Angluin's DFA …
- 238000004088 simulation 0 abstract description 24
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5022—Logic simulation, e.g. for logic circuit operation
- G06F17/5031—Timing analysis
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/504—Formal methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
- G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/70—Fault tolerant, i.e. transient fault suppression
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
- G06F19/70—Chemoinformatics, i.e. data processing methods or systems for the retrieval, analysis, visualisation, or storage of physicochemical or structural data of chemical compounds
- G06F19/708—Chemoinformatics, i.e. data processing methods or systems for the retrieval, analysis, visualisation, or storage of physicochemical or structural data of chemical compounds for data visualisation, e.g. molecular structure representations, graphics generation, display of maps or networks or other visual representations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
- G06F19/10—Bioinformatics, i.e. methods or systems for genetic or protein-related data processing in computational molecular biology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N5/00—Computer systems utilising knowledge based models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Ogrodzki | Circuit simulation methods and algorithms | |
Chang et al. | A top-down, constraint-driven design methodology for analog integrated circuits | |
Barros et al. | Analog circuits and systems optimization based on evolutionary computation techniques | |
Crossley et al. | BAG: A designer-oriented integrated framework for the development of AMS circuit generators | |
Shi et al. | Advanced symbolic analysis for VLSI systems | |
US20060161413A1 (en) | Methods for fast and large circuit simulation | |
Gu | Model order reduction of nonlinear dynamical systems | |
Gu et al. | FSM model abstraction for analog/mixed-signal circuits by learning from I/O trajectories | |
Amin et al. | Realizable RLCK circuit crunching | |
Goel et al. | Statistical waveform and current source based standard cell models for accurate timing analysis | |
Dastidar et al. | A verification system for transient response of analog circuits | |
Trihy | Addressing library creation challenges from recent liberty extensions | |
Ahmadyan et al. | Runtime verification of nonlinear analog circuits using incremental time-augmented rrt algorithm | |
Little | Efficient Modeling and Verification of Analog/Mixed Signal Circuits Using Labeled Hybrid Petri nets. | |
Fang et al. | Fast, accurate MOS table model for circuit simulation using an unstructured grid and preserving monotonicity | |
Dhanwada et al. | Hierarchical constraint transformation based on genetic optimization for analog system synthesis | |
Gu | Algorithmic nonlinear macromodeling: Challenges, solutions and applications in Analog/Mixed-Signal validation | |
Batchu | Automatic extraction of behavioral models from simulations of analog/mixed-signal (AMS) circuits | |
Chopra et al. | Current source driver model synthesis and worst-case alignment for accurate timing and noise analysis | |
Zivkovic et al. | Verification of analog/mixed-signal systems with aadd | |
Lim | Model Validation of Mixed-Signal Systems | |
Xiong | Neural ordinary differential equation models for circuits | |
Yang et al. | Hierarchical symbolic piecewise-linear circuit analysis | |
Chowdhury et al. | Realizable reduction of RLC circuits using node elimination | |
Azari et al. | A Statistical Methodology for Post-Fabrication Weight Tuning in a Binary Perceptron |