Nothing Special   »   [go: up one dir, main page]

Psarras et al., 2017 - Google Patents

Networks-on-chip with double-data-rate links

Psarras et al., 2017

View PDF
Document ID
2695189513597605858
Author
Psarras A
Moisidis S
Nicopoulos C
Dimitrakopoulos G
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

The need for higher throughput and lower communication latency in modern networks-on- chip (NoC) has led to low-and high-radix topologies that exploit the speed provided by on- chip wires-after appropriate wire engineering-to transfer flits over longer distances in a …
Continue reading at gdimitrak.github.io (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/60—Router architecture
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation

Similar Documents

Publication Publication Date Title
Michelogiannakis et al. Elastic buffer flow control for on-chip networks
Psarras et al. Networks-on-chip with double-data-rate links
Chen et al. Reducing wire and energy overheads of the SMART NoC using a setup request network
Qian et al. A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture
Ma et al. Leaving one slot empty: Flit bubble flow control for torus cache-coherent NoCs
Seitanidis et al. Elastistore: An elastic buffer architecture for network-on-chip routers
Pontes et al. Hermes-AA: A 65nm asynchronous NoC router with adaptive routing
Alimi et al. Network-on-chip topologies: Potentials, technical challenges, recent advances and research direction
Psarras et al. A low-power network-on-chip architecture for tile-based chip multi-processors
Alaei et al. A high‐performance FPGA‐based multicrossbar prioritized network‐on‐chip
Imai et al. The synchronous vs. asynchronous NoC routers: an apple-to-apple comparison between synchronous and transition signaling asynchronous designs
Oveis-Gharan et al. Reconfigurable on-chip interconnection networks for high performance embedded SoC design
Jiang et al. A lightweight early arbitration method for low-latency asynchronous 2D-mesh NoC's
Lee et al. Increasing the throughput of an adaptive router in network-on-chip (NoC)
Effiong et al. Scalable and power-efficient implementation of an asynchronous router with buffer sharing
Tota et al. Implementation analysis of NoC: a MPSoC trace-driven approach
Kasapaki et al. Router designs for an asynchronous time-division-multiplexed network-on-chip
Agyeman et al. An efficient 2d router architecture for extending the performance of inhomogeneous 3d noc-based multi-core architectures
Michelogiannakis et al. Evaluating elastic buffer and wormhole flow control
Song et al. Asynchronous spatial division multiplexing router
Daneshtalab et al. A systematic reordering mechanism for on-chip networks using efficient congestion-aware method
Kundu et al. Network-on-chip architecture design based on mesh-of-tree deterministic routing topology
Jain et al. Asynchronous bypass channels for multi-synchronous nocs: A router microarchitecture, topology, and routing algorithm
Bourduas et al. Modeling and evaluation of ring-based interconnects for Network-on-Chip
Liu et al. Hybrid hard NoCs for efficient FPGA communication