Nothing Special   »   [go: up one dir, main page]

Kumar et al., 1989 - Google Patents

Failure dependent performance analysis of a fault-tolerant multistage interconnection network

Kumar et al., 1989

Document ID
18306240630002108619
Author
Kumar V
Reibman A
Publication year
Publication venue
IEEE transactions on Computers

External Links

Snippet

To provide fault tolerance and improve system reliability and performance, a class of fault- tolerant multistage interconnection networks, called augmented shuffle-exchange networks (ASENs) has been proposed. ASENs are gracefully degradable; although an individual …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions

Similar Documents

Publication Publication Date Title
Kumar et al. Failure dependent performance analysis of a fault-tolerant multistage interconnection network
Smith et al. Performability analysis: measures, an algorithm, and a case study
Muppala et al. Real-time systems performance in the presence of failures
Kumar et al. Augmented shuffle-exchange multistage interconnection networks
US7840834B2 (en) Multi-directional fault detection system
US7669075B2 (en) Row fault detection system
Bobbio et al. Computing cumulative measures of stiff Markov chains using aggregation
US8117502B2 (en) Bisectional fault detection system
Bansal et al. Routing and path length algorithm for a cost-effective four-tree multistage interconnection network
US7930584B2 (en) Cell boundary fault detection system
Kreutzer et al. System-level fault diagnosis: A survey
Lopez-Benitez et al. Multiprocessor performability analysis
EP2015157B1 (en) Area health managers for aircraft systems
Altmann et al. An approach for hierarchical system level diagnosis of massively parallel computers combined with a simulation-based method for dependability analysis
Padmanabhan Fault Tolerance and Performance Improvement in Multiprocessor Interconnection Networks (shuffle-Exchange, Redundant-Path Array Processors)
Cherkassky et al. Reliability and fail-softness analysis of multistage interconnection networks
US7826379B2 (en) All-to-all sequenced fault detection system
Leung On-line fault identification in multistage interconnection networks
Koren et al. Discrete and continuous models for the performance of reconfigurable multistage systems
Das et al. Reliability and fault-tolerant issues of multiprocessor and multicomputer systems
Sobe et al. A Simulation Methodology for Distributed Storage
Liron et al. Markov reliability models of fault-tolerant distributed computing systems
Lam et al. A component-level path-based simulation approach for efficient analysis of large Markov models
Das et al. Dependability evaluation of interconnection networks
Kurisaki Nonuniform traffic spots (NUTS) in multistage interconnection networks