Bucci et al., 2008 - Google Patents
Fully digital random bit generators for cryptographic applicationsBucci et al., 2008
- Document ID
- 17327017882069298882
- Author
- Bucci M
- Luzzi R
- Publication year
- Publication venue
- IEEE Transactions on Circuits and Systems I: Regular Papers
External Links
Snippet
This paper is devoted to the analysis, implementation, and modeling of fully digital random bit generators based on recent research results on the design of stateless oscillator-based generators. A new approach to the data quality test is adopted where, instead of passing …
- 238000000034 method 0 abstract description 14
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/065—Encryption by serially and continuously modifying data stream elements, e.g. stream cipher systems, RC4, SEAL or A5/3
- H04L9/0656—Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
- G06F2207/7219—Countermeasures against side channel or fault attacks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Bucci et al. | Fully digital random bit generators for cryptographic applications | |
Bucci et al. | A high-speed oscillator-based truly random number source for cryptographic applications on a smart card IC | |
Pareschi et al. | Implementation and testing of high-speed CMOS true random number generators based on chaotic systems | |
Vasyltsov et al. | Fast digital TRNG based on metastable ring oscillator | |
Schellekens et al. | FPGA vendor agnostic true random number generator | |
CA2971212C (en) | Reliability enhancement methods for physically unclonable function bitstring generation | |
EP1782181B1 (en) | Method and apparatus for generating random data | |
KR100847213B1 (en) | Method and apparatus for generating random numbers using flip-flop meta-stability | |
Fischer | A closer look at security in random number generators design | |
Bucci et al. | Design of testable random bit generators | |
Suresh et al. | Entropy and energy bounds for metastability based TRNG with lightweight post-processing | |
Balasch et al. | Design and testing methodologies for true random number generators towards industry certification | |
Durga et al. | Design and synthesis of lfsr based random number generator | |
Bock et al. | An offset-compensated oscillator-based random bit source for security applications | |
US6963888B2 (en) | Method and apparatus for preventing noise from influencing a random number generator based on flip-flop meta-stability | |
Liberty et al. | True hardware random number generation implemented in the 32-nm SOI POWER7+ processor | |
Varchola et al. | New universal element with integrated PUF and TRNG capability | |
US20030236802A1 (en) | Method and apparatus for generating a random number using the meta-stable behavior of latches | |
WO2018091312A1 (en) | Generating true random numbers for an integrated circuit | |
Jin et al. | A dynamically reconfigurable entropy source circuit for high-throughput true random number generator | |
EP1662375B1 (en) | Random number generator and method for testing the generator | |
Wold | Security properties of a class of true random number generators in programmable logic | |
Ergün et al. | IC truly random number generators based on regular & chaotic sampling of chaotic waveforms | |
Petrie et al. | A noise-based random bit generator IC for applications in cryptography | |
US20050231294A1 (en) | Apparatus for providing a jittered clock signal and apparatus for providing a random bit |