Nothing Special   »   [go: up one dir, main page]

Liberty et al., 2013 - Google Patents

True hardware random number generation implemented in the 32-nm SOI POWER7+ processor

Liberty et al., 2013

Document ID
3088749174819565355
Author
Liberty J
Barrera A
Boerstler D
Chadwick T
Cottier S
Hofstee H
Rosser J
Tsai M
Publication year
Publication venue
IBM Journal of Research and Development

External Links

Snippet

This paper provides a description of the hardware random number generator that is implemented on the IBM POWER7+™ processor. We discuss the underlying mechanism using basic ring oscillator circuits implemented in standard digital logic circuits. The source …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Krautter et al. Mitigating electrical-level attacks towards secure multi-tenant FPGAs in the cloud
Liberty et al. True hardware random number generation implemented in the 32-nm SOI POWER7+ processor
Vasyltsov et al. Fast digital TRNG based on metastable ring oscillator
Li et al. At-speed delay characterization for IC authentication and Trojan horse detection
Yang et al. 16.3 A 23Mb/s 23pJ/b fully synthesized true-random-number generator in 28nm and 65nm CMOS
US9311051B2 (en) Hardware random number generator
Wang et al. IIPS: Infrastructure IP for secure SoC design
Rahman et al. Security assessment of dynamically obfuscated scan chain against oracle-guided attacks
JP2018503328A (en) A method for generating physically unclonable function bitstreams with improved reliability
Provelengios et al. Mitigating voltage attacks in multi-tenant FPGAs
Hussain et al. A built-in-self-test scheme for online evaluation of physical unclonable functions and true random number generators
Hussain et al. BIST-PUF: Online, hardware-based evaluation of physically unclonable circuit identifiers
Durga et al. Design and synthesis of lfsr based random number generator
Cui et al. A guaranteed secure scan design based on test data obfuscation by cryptographic hash
Cao et al. Exploring active manipulation attacks on the TERO random number generator
Stangherlin et al. Design and implementation of a secure RISC-V microprocessor
CN107797788B (en) Random number generating device, true random number generator and system-on-chip
Tuncer Implementation of duplicate TRNG on FPGA by using two different randomness source
Kareem et al. Physical unclonable functions based hardware obfuscation techniques: a state of the art
Yang et al. A complementary architecture for high-speed true random number generator
Zhou et al. Reliable SoC design and implementation of SHA-3-HMAC algorithm with attack protection
Shan et al. A side-channel analysis resistant reconfigurable cryptographic coprocessor supporting multiple block cipher algorithms
Kasarabada et al. Sled: Sequential logic encryption using dynamic keys
Mahmoud et al. DFAulted: Analyzing and exploiting CPU software faults caused by FPGA-driven undervolting attacks
Tebelmann et al. On-chip side-channel analysis of the loop PUF