Nothing Special   »   [go: up one dir, main page]

Mo et al., 2010 - Google Patents

A hierarchical hybrid optical-electronic network-on-chip

Mo et al., 2010

View PDF
Document ID
17096757209280855890
Author
Mo K
Ye Y
Wu X
Zhang W
Liu W
Xu J
Publication year
Publication venue
2010 IEEE Computer Society Annual Symposium on VLSI

External Links

Snippet

Network-on-chip (NoC) can improve the performance, power efficiency, and scalability of multiprocessor system-on-chip (MPSoC). However, traditional NoCs using metallic interconnects consume significant amount of power to deliver even higher communication …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H04L49/254—Centralized controller, i.e. arbitration or scheduling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/101—Crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H04L12/46—Interconnection of networks
    • H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/462—LAN interconnection over a bridge based backbone
    • H04L12/4625—Single bridge functionality, e.g. connection of two networks over a single bridge
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Application specific switches
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/12—Shortest path evaluation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks

Similar Documents

Publication Publication Date Title
Mo et al. A hierarchical hybrid optical-electronic network-on-chip
Gu et al. A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip
Ye et al. A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip
Gu et al. A novel optical mesh network-on-chip for gigascale systems-on-chip
Koohi et al. All-optical wavelength-routed NoC based on a novel hierarchical topology
Kao et al. BLOCON: A bufferless photonic clos network-on-chip architecture
Kao et al. Design of a bufferless photonic clos network-on-chip architecture
Hendry et al. Silicon nanophotonic network-on-chip using TDM arbitration
Ye et al. 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC)
Yao et al. Toward a high-performance and low-loss Clos–Benes-based optical network-on-chip architecture
Asadi et al. A routing algorithm for reducing optical loss in photonic Networks-on-Chip
Gu et al. Design of 3D optical network on chip
Zhu et al. A 3D multilayer optical network on chip based on mesh topology
Koohi et al. Scalable architecture for a contention-free optical network on-chip
Guo et al. Designs of 3D mesh and torus optical Network-on-Chips: Topology, optical router and routing module
Ahmed et al. Efficient router architecture, design and performance exploration for many-core hybrid photonic network-on-chip (2d-phenic)
Sun et al. DCBuf: a high-performance wireless network-on-chip architecture with distributed wireless interconnects and centralized buffer sharing
Wu et al. Q-Learning Based Bi-Objective Deadlock-Free Routing Optimization for Optical NoCs
Wang et al. Software-defined photonic network-on-chip
Ye et al. System-level analysis of mesh-based hybrid optical-electronic network-on-chip
Li et al. A hybrid packet-circuit switched router for optical network on chip
Wang et al. A highly scalable butterfly-based photonic network-on-chip
Xu et al. Minimizing the number of wavelengths in a cluster WDM mesh-based ONoC through application-specific mapping
Cheng et al. Poet: A power efficient hybrid optical noc topology for heterogeneous cpu-gpu systems
Xu et al. A blocking optimization method by convergence of cores for application-based optical circuit switched network-on-chip