Gu et al., 2009 - Google Patents
A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chipGu et al., 2009
View PDF- Document ID
- 11463718102856706030
- Author
- Gu H
- Xu J
- Zhang W
- Publication year
- Publication venue
- 2009 Design, Automation & Test in Europe Conference & Exhibition
External Links
Snippet
Multiprocessor system-on-chip (MPSoC) is an attractive platform for high-performance applications. Networks-on-Chip (NoCs) can improve the on-chip communication bandwidth of MPSoCs. However, traditional metallic interconnects consume significant amount of …
- 230000003287 optical 0 title abstract description 102
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
- G02B6/00—Light guides
- G02B6/10—Light guides of the optical waveguide type
- G02B6/12—Light guides of the optical waveguide type of the integrated circuit kind
- G02B6/122—Light guides of the optical waveguide type of the integrated circuit kind basic optical elements, e.g. light-guiding paths
- G02B6/125—Bends, branchings or intersections
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/25—Routing or path finding through a switch fabric
- H04L49/253—Connections establishment or release between ports
- H04L49/254—Centralized controller, i.e. arbitration or scheduling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Switching fabric construction
- H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
- G02B6/00—Light guides
- G02B6/10—Light guides of the optical waveguide type
- G02B6/12—Light guides of the optical waveguide type of the integrated circuit kind
- G02B2006/12133—Functions
- G02B2006/12145—Switch
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
- G02B6/00—Light guides
- G02B6/10—Light guides of the optical waveguide type
- G02B6/12—Light guides of the optical waveguide type of the integrated circuit kind
- G02B6/12007—Light guides of the optical waveguide type of the integrated circuit kind forming wavelength selective elements, e.g. multiplexer, demultiplexer
- G02B6/12009—Light guides of the optical waveguide type of the integrated circuit kind forming wavelength selective elements, e.g. multiplexer, demultiplexer comprising arrayed waveguide grating [AWG] devices, i.e. with a phased array of waveguides
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/06—Deflection routing, e.g. hot-potato routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/0001—Selecting arrangements for multiplex systems using optical switching
- H04Q11/0005—Switch and router aspects
- H04Q2011/0007—Construction
- H04Q2011/0024—Construction using space switching
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Gu et al. | A low-power fat tree-based optical network-on-chip for multiprocessor system-on-chip | |
Gu et al. | A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip | |
Ye et al. | 3-D mesh-based optical network-on-chip for multiprocessor system-on-chip | |
Gu et al. | A novel optical mesh network-on-chip for gigascale systems-on-chip | |
Mo et al. | A hierarchical hybrid optical-electronic network-on-chip | |
Ye et al. | A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip | |
Wu et al. | UNION: A unified inter/intrachip optical network for chip multiprocessors | |
Wu et al. | An inter/intra-chip optical network for manycore processors | |
Kao et al. | Design of a bufferless photonic clos network-on-chip architecture | |
Feng et al. | A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip | |
Tan et al. | Venus: A low-latency, low-loss 3-D hybrid network-on-chip for kilocore systems | |
Ye et al. | Holistic comparison of optical routers for chip multiprocessors | |
Asadi et al. | A routing algorithm for reducing optical loss in photonic Networks-on-Chip | |
Ye et al. | 3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC) | |
Gu et al. | Design of 3D optical network on chip | |
Gu et al. | ODOR: a microresonator-based high-performance low-cost router for optical networks-on-chip | |
Petracca et al. | Photonic NoCs: System-level design exploration | |
Jadhav et al. | Efficient non-blocking optical router for 3D optical network-on-chip | |
Bahirat et al. | Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors | |
Yahya et al. | Review of photonic and hybrid on chip interconnects for MPSoCs in IoT paradigm | |
Kavitha et al. | Optical network on chip: design of wavelength routed optical ring architecture | |
Guo et al. | Designs of 3D mesh and torus optical Network-on-Chips: Topology, optical router and routing module | |
Li et al. | A hybrid packet-circuit switched router for optical network on chip | |
Zhang et al. | Architectures and routing schemes for optical network-on-chips | |
Cianchetti et al. | A low-latency, high-throughput on-chip optical router architecture for future chip multiprocessors |