Krishnan et al., 2021 - Google Patents
Design limits of in-memory computing: Beyond the crossbarKrishnan et al., 2021
- Document ID
- 17065615824481126348
- Author
- Krishnan G
- Hazra J
- Liehr M
- Du X
- Beckmann K
- Joshi R
- Cady N
- Cao Y
- Publication year
- Publication venue
- 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)
External Links
Snippet
Resistive random-access memory (RRAM)-based in-memory computing (IMC) architecture offers an energy-efficient solution for DNN acceleration. Yet, its performance is limited by device non-idealities, circuit precision, on-chip interconnection, and algorithm properties …
- 238000011030 bottleneck 0 abstract description 4
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation; Temperature sensing arrangements
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Xia et al. | Stuck-at fault tolerance in RRAM computing systems | |
Li et al. | RRAM-based analog approximate computing | |
Gao et al. | Physical unclonable function exploiting sneak paths in resistive cross-point array | |
Xia et al. | Technological exploration of RRAM crossbar array for matrix-vector multiplication | |
Charan et al. | Accurate inference with inaccurate RRAM devices: Statistical data, model transfer, and on-line adaptation | |
Srinivasan et al. | Toward increasing FPGA lifetime | |
Rose et al. | Performance analysis of a memristive crossbar PUF design | |
Chen et al. | Reliability perspective of resistive synaptic devices on the neuromorphic system performance | |
Krishnan et al. | Robust RRAM-based in-memory computing in light of model stability | |
Uddin et al. | Design considerations for memristive crossbar physical unclonable functions | |
Bürger et al. | Variation-tolerant computing with memristive reservoirs | |
Uddin et al. | Techniques for improved reliability in memristive crossbar PUF circuits | |
Beckmann et al. | Performance enhancement of a time-delay PUF design by utilizing integrated nanoscale ReRAM devices | |
Moradi et al. | The impact of on-chip communication on memory technologies for neuromorphic systems | |
Krishnan et al. | Design limits of in-memory computing: Beyond the crossbar | |
Peng et al. | Benchmarking monolithic 3D integration for compute-in-memory accelerators: overcoming ADC bottlenecks and maintaining scalability to 7nm or beyond | |
Lu et al. | NeuroSim validation with 40nm RRAM compute-in-memory macro | |
Ham et al. | Low-Power $ V_ {\bf DD} $/3 Write Scheme With Inversion Coding Circuit for Complementary Memristor Array | |
Strukov et al. | Reconfigurable hybrid CMOS/nanodevice circuits for image processing | |
KR20230018307A (en) | Dram computation circuit and method | |
Krishnan et al. | Big-little chiplets for in-memory acceleration of dnns: A scalable heterogeneous architecture | |
Udaya Mohanan et al. | Medium-Temperature-Oxidized GeO x Resistive-Switching Random-Access Memory and Its Applicability in Processing-in-Memory Computing | |
De et al. | Monolithic-3D inference engine with IGZO based ferroelectric thin film transistor synapses | |
Wang et al. | FPGA synthesis of ternary memristor-CMOS decoders for active matrix microdisplays | |
Chen et al. | MARVEL: A vertical resistive accelerator for low-power deep learning inference in monolithic 3D |